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Abstract:
Recent advances in MOSFET technology have moved the switching frequencies of
power circuits into the mega-Hertz range. The drive to these higher switching frequen-
cies is motivated entirely by the smaller energy storage elements that supposedly result.
Unfortunately, at these very high frequencies, the allowable ripple levels on the input
and output of the power circuits are often much lower than they are at lower frequencies.
This then requires greater ripple attenuation which means that all of the desired energy
storage reduction cannot be achieved. As switching frequencies are pushed higher, the
passive filtration elements often come to dominate the size and cost of the converter.
In many cases, however, some of the large, costly, passive filter elements can be
replaced with small, simple, active circuits. The result is savings in cost, size, and
weight, of the overall filter. It is the purpose of this thesis to outline these cases and
develope these active circuits.
The thesis first describes the situations in which these active filters find their greatest
import. It then moves on to developing the theory and evaluation criteria surrounding
these filters. After discussing in depth, the various filter topologies, and available active
devices, it presents a working circuit which was constructed in the lab. The performance
of this circuit agrees quite closely with both theory and simulation, verifying all of the
previous analysis.
Thesis Supervisor: Dr. Martin F. Schlecht
Title: Assistant Professor of Electrical Engineering
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Chapter 1
Introduction
The drive to higher switching frequencies in power circuits is motivated entirely by the
smaller energy storage elements that result. For the same allowable ripple levels at the
input and output of a power circuit, an increase in the switching frequency of a factor
of ten should reduce the energy storage requirements, and hence the size of the filter
elements, by the same factor. As a result, switching frequencies are now being pushed
into the mega-Hertz range.
dB HA
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Figure 1.1: MIL-STD-461B CE03 Current Ripple Specification
Unfortunately, because of increasingly strict EMI/RFI limitations imposed by both
commercial and military standards in this frequency range, much of the desired energy
storage reduction cannot be achieved. For example, under MIL-STD-461B CE03, a
military current ripple specification shown in Fig. 1.1, the allowable input ripple current
decreases at 30 db/decade until 2 MHz where it levels off at 10 pA. Thus, a 2nd order
LC filter designed to work at 100 KHz would exceed this specification by only 10 db at
1 MHz. This corresponds to an energy storage reduction in the filter elements of only
8
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1.8, instead of the factor of 10 that was anticipated.
Furthermore, under this specification the allowable ripple levels are mandated as an
absolute, rather than a relative value. A converter drawing 5 A at 1 MHz would therefore
need an input ripple current attenuation of over 100 db to meet this specification.
In order to use reasonably sized filter elements and still achieve these high attenua-
tion levels, fourth-order LC filters are necessary. This more complex filter design makes
control of the power circuit very difficult however, especially when one is present at
both the input and output ports of the converter.
Lf2 Le1
.... III yyyII
External _
System
.
w -
Power
Circuit
Figure 1.2: Power Circuit with Fourth-Order Ripple Filter
If the 5 A, 1 MHz converter mentioned above was supplied from a 60 V bus through
a fourth-order input filter as shown in Fig. 1.2, the outer three filter elements would
handle very small ripple energies. They would all have to be sized to handle the full
dc energies of the converter, however. In this simple example, the dc-energy to ripple-
energy ratio for Cf 2 is more than 5 x 106.
Since the ripple energies associated with these outer elements are so small, it should
be feasible to replace them with active circuits that provide the necessary high-frequency
impedance. Because they can be integrated, these active circuits should be smaller,
lighter, and cheaper than the passive components they replace. These active filter
circuits would be constructed such that they handle only the ripple energies associated
with the component they replace. Although they would then dissipate these energies,
the loss would be acceptable in return for the savings in size, weight, and cost that
result.
Though such active filters could always have been built, they are just now becoming
feasible because of higher switching frequencies in power circuits. At 100 kHz and
below, the allowed ripple levels are generally quite large, so that any active filters would
dissipate objectionable amounts of power. Now that 1 MHz power circuits are being
made and subject to extremely stringent ripple specifications, these active filters could
have tremendous practical import.
9
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1.1 Outline
The purpose of this thesis is to investigate the design and implementation of practical
active filter circuits for such applications. The document is divided into 7 chapters.
Chapters 1 and 2 introduce the topic and explain where and why active filters are
useful for high-frequency power circuits.
Chapter 3 is an overview of some of the desirable and undesirable parameters con-
cerning the design of suitable active filters. Analysis in Chapter 3 is based entirely
on generalized circuit elements and serves to identify some of the useful (and useless)
circuit topologies.
Chapter 4 specializes the results of Chapter 3 by using a still-general three-terminal
model as a building block for those circuits of Chapter 3. Chapter 5 further specializes
the analysis by adapting the earlier three-terminal model, first to bipolar transistors,
and then to field-effect transistors. The analysis in these two chapters is used to select
'the best' active filter topologies for our purposes.
Chapter 6 investigates some of the other topics associated with actually constructing
useful active-filter circuits. It then presents a design that was actually built, and eval-
uates its performance in terms of a comparison to theoretical performance, and utility
as a ripple-filter for power circuits.
Chapter 7 is a conclusion which summarizes this piece of research and suggests
directions for future work.
1.2 Previous Work in This Area
The idea of using linear active circuits to aid in eliminating the noise generated by
switching circuits is not new. Indeed, any standard linear voltage regulator can be
thought of as working in this area, as it generally attempts to, with the aid of a large
filter capacitor, smooth the output of a diode bridge.
Unlike linear voltage regulators, however, these circuits are designed to be used
with high-frequency switching converters. In addition, these circuits will be constructed
to see only the ripple-energies associated with a given converter. In this way they
will be valuable for use with very-high-voltage and very-high-current converters while
maintaining minimal power dissipation. This, along with the difference in operating
frequencies, will make these circuits very distinct from those typically found in linear
voltage regulators.
In his Master's Thesis [9], George Yundt proposed using active smoothing circuitry
on the output of switching amplifiers to simultaneously achieve the high-efficiency of a
switching amplifier, and the low noise of a linear amplifier. His work too, differs from
this work in that his active circuitry was designed to follow varying output voltages,
and his switching frequencies were at least a factor of ten below those I am considering.
J. Walker [10] has considered this subject. His circuits, though, are also designed
for frequencies ten times lower than what I'm considering, and he only achieves what
will come to be called, a capacitor-enhancement, or gain, of about 4.
10
Chapter 2
Ripple Filters for Power Circuits
A power circuit normally has a ripple filter at both its input and output. These filters
are of two types: Current-filters prevent large ripple currents, generated within the
power circuit, from reaching the external source or load. Voltage-filters do likewise with
large ripple voltages.
2.1 Second-Order Filters
Second-order versions of each type of filter are illustrated in Fig. 2.1.
Current Filter Voltage Filter
Figure 2.1: Filters for Power Circuits
Standard circuit analysis yields:
in
saw
Vn_ 1
vJ} 82s Lf Cf + 1 (2.1)
The resonant frequency of the filter is wo = 1/V/fTCf. For good filtration, the switching
frequency of the power circuit is generally well above w. In this situation (2.1) is
simplified and re-arranged to:
1 aw 1 Vaw
82 in 82 Vn
(2.2)
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Thus, if the allowable ripple levels remain the same, an increase in the switching
frequency of the power circuit allows Lf and C to be made proportionately smaller.
Because these passive filter elements represent a significant portion of the total size,
weight, and cost of the power circuit, reducing their value is of great importance. This
is the motivation behind the drive to high switching frequencies in power circuits. As
discussed in the introduction, however, the allowable ripple level is often more stringent
at higher frequencies. In fact, the necessary filtrations are often so large that these
second-order filters are not practical at all. In this situation, higher-order filters are
necessary.
2.2 Fourth-Order Filters
w
Current-Filter Voltage-Filter
Figure 2.2: Fourth Order Passive Filters
Fourth-order versions of the two filter types are shown in Fig. 2.2. These can be
evaluated on the basis of how much 'better' they perform than the second-order filters
they replace. In the current-filters, for example, the fourth-order filter can be formed
by starting with the second-order version from Fig. 2.1. C is left unchanged while Lf
is split into two separate inductors L, and Ld such that L, + Ld = Lf. An additional
element, Cb in this case, is then added between the two L's to complete the formation.
An exactly dual transformation is carried out to form the fourth-order passive voltage-
filter.
For the fourth-order passive filters above resonance:
to ;Z 1 1= 
Sw1 84L,LdCbCf Lf Cf2.3
vo- ;to I - = 1 (2.3)
vw 8s4CaCdLbLf sCef L1
where
Leff !82Le.LdCb (2.4)
Cf -- 82C.CdLb
The latter relation in each line of (2.3) looks exactly like the second-order relations
from eq. (2.1) with L and Cf replaced by Ln and Cff . Thus, the gain of these
12
fourth-order over second-order filters could be defined as:
gainpay -L.
gainpaas -- Cfl
f
s2C CCdL
CJ
Recalling that L, + Ld = Lf and C8 + Cd = Cf, and defining
Lp LlLd = L + L and Cp C I Cd =
the gains of the fourth-order filters can be re-written as:
Current Filter:
Voltage Filter:
gainpa = 2LCb
gainpass = 2CpLb
These 'gains' were achieved at the 'cost' of an extra element in both filters. The
active filters to be described later will also achieve their gain at the cost of additional
components. A basis for judgement of the active filters will, therefore, be the relative
cost of these extra components.
Also, in situations where the equations are of an appropriate form, the gain of
an active filter will be compared to the gain of these fourth-order passive filters. The
emphasis here will be to show that active filters provide many times more gain to second-
order filters than is possible with a simple transformation to a fourth-order filter.
13
(2.5)
(2.6)Cs CdC. + Cd
(2.7)
Chapter 3
Active Filters - Overview
In the last chapter, 2nd-order filters were modified by splitting one of the elements and
adding a new element. The resulting circuit performed better than the original. In this
chapter, active filter circuits will be formed by again starting with a 2nd-order filter,
splitting one element and adding active circuitry. The active circuitry for the current
and voltage filters will be developed separately. There are several different topologies
for each type of filter. The first will be developed in detail, subsequent ones will be just
summaries of the resulting equations.
3.1 Inductor-Enhanced Current-Filters
In the active current-filter, Cf is left unchanged while the inductor L! is split in two.
Active circuitry, rather than a passive capacitor, is then added to make these two
inductors appear larger. The factor by which the two inductors are made to appear
larger will be referred to as the 'gain' of the active filter circuit.
3.1.1 Inductor-Enhanced Filter with Standard Drive
Consider the 2nd-order inductor-enhanced filter shown in Fig. 3.1. The amplifier is
characterized by its input-impedance Zi,(s), gain A(s), and output-impedance Zot(s).
Though these parameters, and many others to come, are functions of , the (s) will
typically be omitted from the equations for compactness.
The external-source ripple-current, i., flowing through L. and Zi, creates a voltage
across the amplifier input. This voltage is amplified and placed across Ld with polarity
such that i will be driven to zero. If A were infinite, then the filter would be perfect
and i would be equal to zero, as desired. A will not, however, be infinite, so a more
quantitative derivation is necessary.
Gain Calculation
To determine the inductor-enhancing gain, the effective impedance Zff is defined as
the ratio of the filter-capacitor ripple-voltage, v,, to the external-source ripple-current,
14
Vcet
Figure 3.1: An Inductor-Enhanced Current-Filter Circuit
is. In this case, since i = i, and the Ve,,t source is an incremental short,
Thevenin-impedance seen to the left of Cf. The exact relation for Zff is:
, _ 8{8L.Ld[(A + 1)Zin + ZoutJ + (L. + Ld)ZinZout}
Zff =i. (8L + Zin)(Ld + Zout)
Making the substitutions:
Lp L.IILd = TLL
wd, -
Wd- 
and re-arranging yields:
Z,ff is the
(3.1)
8a8Lp[(A + 1)Zin, + Zout] + ZinZout}
Lp(8 + W)(8 + Wd) (3.2)
Lff is defined as Ze/s and is the effective inductance of L,, Ld, and the amplifier.
This Leff could be used in (2.1) to find the attenuation for this filter.
sLp[(A + 1)Zin + Zout] + ZinZout
cL61 = Lp(8 + W,)(8 + Wd)
The inductor enhancement, or gain, of the circuit is then Lff /(L, + Ld). Making this
substitutions gives:
gain = (L+) (L. L 
8Lp[(A + 1)Zin + Zout] + ZinZout
L,Ld(8 + w,)(s + Wd)
For any reasonable amplifier gain A, the '+Zot]' term in the numerator can be
neglected and the relation can be simplified to:
gain (A+1)( Z () 8+ W,L. + Ld (8 + )( +wd) (3.5)
15
(3.4)
Iw
Zff =
(3.3)
where
Zout
(A + 1)LI
For future reference, re-substituting for wz, wJ, and Wd gives:
gain s Zi[(Lp(A + 1) + Z,] (3.6)(L + Zin)(Ld + Zout) (3.6)
gain
1-
L---~- i -- 8
WS WA s,Wd Wd C,W
Figure 3.2: Bode-Plot of Gain for Inductor-Enhancing Circuit
A Bode-plot of this expression, assuming that A, Zi,, and Z o,ut are real, is shown
in Fig. 3.2. The value of G,,a depends on the relative values of ws and Wd. The two
possibilities are:
o, < Wd G,. = (A+ 1) d iL = (A+ 1)3. W+ .W LL, + Wd
(3.7)
W > Wd Gm, az = (A +1) L
Notice that these two look identical except for the factor of Ws/Cd in the first. /Wd
in this region is < 1, though, so the highest gain is achieved by using wo > Wd. In this
realm, this circuit makes L, and Ld appear larger by a factor on the order of A.
Maximum Effective Inductance
Another important feature to notice is that, for a given working frequency owf, there is
a fundamental limit on the maximum effective inductance, Lcffms., that can be created
with this circuit. Qualitatively, this can be understood by working backwards from the
standard gain derivation. From (3.4), Lff = gain x (Ls + Ld) which indicates that L,ff
is linear in (L. + Ld). Unfortunately, increasing L, and Ld arbitrarily does not result
in correspondingly large values for Lfe because the gain is a function of L, and Ld.
As L. and Ld are raised in an attempt to raise Lff, Ws and wd of the gain relation
are correspondingly lowered. As the higher of ws or wd crosses below the working
frequency, the gain starts to roll-off with increasing L, or Ld. In this region L,ff will
16
stop increasing with L and Ld, and instead will hold constant at a value given by the
gain relation (3.6) above both w, and wd.
From (3.28), when wf is greater than w, and wd:
Leffm.6, = (A+ 1) (3.8)
which is no longer a function of L. or Ld.
Thus, though this circuit provides inductor-enhancement, or gain, for values of L,
and Ld which cause the operating frequency to be between the two poles, there is
a maximum value for the effective-inductance it can produce even when L. and Ld
are made very large. This may prove to be a serious problem if the applicable ripple-
specification and power circuit demand an inductance in the current-filter which is above
Leffm.s-
The Loop-Transmission
The active filter circuit is a feedback structure, and as such has an associated loop trans-
mission (LT). The characteristics of the LT govern the stability of the filter circuit.
Generally, the loop transmission will be closely related to the gain, and will have mag-
nitude much greater than 1 at the circuit's working frequency. The frequency at which
the ILTI = 1 is commonly known as the 'unity-gain-crossover' (UGC). Bear in mind
though, that the 'gain' in the UGC is really a misnomer, for in these circuits the gain
and the LT are quite distinct.
Above the working frequency, the LT will have to be 'rolled-off' so as to make the
UGC occur before the angle of the loop-transmission, (LT), is equal to 1800. The most
sure-fire way to accomplish this is to roll-off the LT with a single 'dominant' pole and
force all other poles to be above the UGC.
Gain/LT Figure-of-Merit Since the LT roll-off is being accomplished with a single
dominant pole, there is a definite relationship between the UGC and the maximum
possible value for the LT at the working frequency (LTU,,,):
LTw. , UG (3.9)
All the parasitic poles of the circuits must be above the UGC, however, so raising
the UGC will be difficult in practical implementations. To achieve a given gain, there-
fore, the circuit which has the lowest UGC will undoubtedly be the easiest circuit to
successfully implement. Since LTwf,,. cc UGC, the circuit with the lowest LT1wf will
also be the one with the lowest UGC. The objective then is to construct active filter
circuits with the highest possib!e gain/LTf ratio. The gain/LT will, therefore, become
a general figure-of-merit for comparing various active filter circuits.
17
Zin A Zout
+S
(a)
in A A
- ~ A AA Vout
_- V --
ZrnA Zout
+ > ffI
(b)
Figure 3.3: Circuits for LT Derivation
LT Derivation The LT is found by incrementally shorting both C and Vet. The
resulting circuit, shown in Fig. 3.3a, is then 'broken' and 'loaded' to become that of
Fig. 3.3b. The vout/vi, relation is then the LT for the original circuit.
A short derivation yields:
LT Vot = A
Vin
where
Zin Zout
in + Zout
A bode plot of this simple relation,
shown in Fig. 3.4.
( Zn
Zn + Zout
sLp
sL + P
(3.10)
and wp-L
again assuming real plifier parameters, is
again assuming real amplifier parameters, is
ILTI
A z -
Zi.+Z,,t
wp
s
Figure 3.4: Bode-plot of Loop Transmission
Notice that this LT rises with a slope of 1 until wp where it levels off at a value of
AZi,/(Zout + Z,,t). To accomplish the LT roll-off discussed above, a pole will have to
be added to the LT by modifying A(s). This pole can theoretically be placed anywhere
that adequately rolls-off the LT to keep the UGC below the parasitic poles of A(s). Bear
1See [4], Chapters 1-4, for a complete discussion of the LT, its identification, and its implications on
the stability of feedback circuits.
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in mind, however, that a pole in A(s) to roll-off the LT, will also appear as a pole in the
gain expression, eq. (3.5). To maintain maximum gain, therefore, it will generally be
desirable to place this additional pole at, or just above, the circuit's working frequency.
Gain/LT Calculation
The figure-of-merit is the gain/LT ratio. Well above the zero in (3.6):
gain ( sL + Zp ) (3.11)
-Ps (Zi. + zw) (3.11)
LT (sL. + Zi.)(sL + Zout)
It is easy to show that the zero in this expression is always between the two poles. A
bode-plot, therefore, looks like the one shown in Fig. 3.5.
g~Jn/LT
14-
I. D
Wa) Wd _P WdjWe
Figure 3.5: Bode-plot of gain/LT
From this simple analysis, it appears that the best performance will be obtained by
operating below all the poles and zeroes of the gain/LT expression. This corresponds
to the slope=+1 section of Fig. 3.2, so for maximum gain, 0w and wd should be placed
ju'st above the operating frequency.
Even so, the gain/LT ratio for this circuit has a maximum value of 1. Thus, from
(3.9), this circuit has a maximum gain:
gain,, = LTufm = UG (3.12)
WJ!
as dictated by the maximum value for the UGC which is still below all the parasitic
poles of A(s). For circuits intended to work at 1 MHz and above, this becomes a definite
limitation on the gain; pushing the UGC, and hence all the parasitic poles significantly
above 50 MHz can be quite difficult.
3.1.2 An Alternate Inductor-Enhancing Drive Topology
For a way to overcome this maximum gain limitation, the inductor-enhanced current-
filter circuit shown in Fig. 3.6 is proposed. This circuit is obtained from the general
19
inductor-enhanced circuit in Fig. 3.1 by sliding the negative output lead of the amplifier
through the filter capacitor, Cf, to ground.
Vezt 18w
Figure 3.6: Alternate Drive for Inductor-Enhanced Circuit
A qualitative explanation of the difference between this and the previous circuit
follows. The previous inductor-enhanced circuit can be thought of as imposing a non-
zero voltage across Ld so as to cancel v, and leave the 'middle node' at incremental
ground. This circuit, on the other hand, can be thought of as trying to directly hold
the 'middle node' at incremental ground. While the amplifier output voltage used to
be approximately v, plus the voltage on Zout, it is now only the voltage on Zo,t. The
current through, and hence voltage across, Zot is roughly the same in both. The output
voltage of the amplifier is also related to i, by the same equation in both. Thus, for
the same v, this latter approach ought to yield a smaller i. This translates into larger
Lff and therefore a larger gain.
Gain Calculation
For a quantitative derivation, the first thing to realize is that i, does not equal i,
anymore. Thus Zff-v,./i, is no longer the Thevenin-impedance as seen from Cf.
Instead,
Zef = A(L+ + )Zou + ( +)Z [ P Zout + (A 1)Zin (3.13)
Z,.t (.L. + Zi,)
which has a single pole and a single zero. The gain is again Zeff/s(L + Ld):
gain = Zout + (A + )Z, Zout + (A + 1)Zin .
r a r a gain( , Z,) (3.14)
For any reasonable amplifier gain A, the 'Z,,t+' terms should be negligible compared
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to the '(A + 1)Zi,' terms. Making this simplification yields:
gain = (Zin sLp(A + 1) + Z,,t (3.15)
Zout sL, + Zi.
Notice that this relation looks much like (3.6), the only difference being the absence
of 'Ld+' in the denominator here. A bode plot of this expression is shown in Fig. 3.7.
Igainl
1-
I, I I - 8i.~ -i.JWX w8
Figure 3.7: Bode plot of gain
Above both the pole and the zero the gain is maximized at
Ld / Zin \gain,, = (A +1) L + L (3.16)
which looks exactly like the wJ < wd relation in (3.7). Thus at a first glance it appears
as though this circuit is no better than the circuit from Fig. 3.1. Closer investigation,
however, shows that the gain of this circuit can be made quite large by making Zout
small. On the other hand, making Zout small in the previous circuit lowers wd until the
assumption that w, < wd is violated. Once this happens, the gain of the previous circuit
stays at the w, > wd value while the gain of this circuit keeps increasing as Zut is made
smaller.
Maximum Effective Inductance
This circuit has the added benefit of having no fundamental limit on the maximum
effective inductance it can create. This fact can easily been seen by starting with
the working frequency, wuf, in the high gain region defined above, and substituting
L,ei = gain x (L, + Ld) into (3.16):
Lff = (A+ 1)Z Ld (3.17)
The important difference here is that increasing Ld does indeed keep increasing L,ff
proportionately because Ld is not associated with any gain-killing pole.
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LT Analysis
The LT is again found by incrementally shorting both C and Vet. This results in the
same LT circuit as in Fig. 3.3, so the LT is the same as in (3.10).
Gain/LT Calculation
The general figure-of-merit is again the gain/LT ratio:
gain Zin + Zout (sLy + (sLpy (+Z )LT Zt ((+LT ZOut J (sLp) (9L, + Zi.) (3.18)
This expression has a pole at the origin, two zeroes, and another pole. Substituting the
old definitions for w,, w
,
, and wp yields:
gain Zi + Zt ( Ld (8 + W)(8 + p)
LT oUt LJ L.+Ld S(s+ w.)
A Bode-plot of this expression looks like Fig. 3.8.
(3.19)
gain/LT
oW > Wp,
8
Wz
Figure 3.8: Bode-Plot of Gain/LT
From this Bode-plot, we see very quickly that if w, > wp this topology can indeed
yield gain/LT > 1 by operating above all the poles and zeroes. In the previous topology,
the gain/LT was always < 1. Maximum gain/LT is achieved by making:
W,
p
Zi + Zout 
Zot (3.20)( Ld ) > 1
The region below w, also looks tempting for gain/LT> 1, but closer inspection of
(3.15) reveals that the gain=1 in this region, so it is not of particular value.
Using a small L. and a large Zi, to raise w, almost to the operating frequency, and
a large Ld and small Zout to lower wp yields:
gain Zi.
T Zout
(3.21)
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which might be 10 to 100. Also under these conditions:
gain = (A+) n L Ld A -A (3.22)Zout=(a~l)$( L. + Ld · Zout
which can easily be in the 1000 range. Thus, this circuit allows for quite high gains
with reasonable UGC's, and it therefore seems to be superior to the earlier circuit.
The requirements of a particular application, however, may alter that conclusion. For
example, if the DC bus voltage of the power circuit is to be very high, it might be much
easier to let the active-filter circuit 'hang from the bus', as in Fig. 3.1, than it is to place
the amplifier output across the bus, as in the circuit of Fig. 3.6.
Consideration of Zout
At present, the output of the amplifier in this circuit is connected through Zout directly
across the (potentially very high voltage) DC bus. In most cases, this mandates that
Zout contain at least a DC blocking capacitor. This capacitor sees the full DC bus
voltage and is hence considered 'expensive' and should be made as small as possible.
The above equations, however, call for a low Z,.t at the working frequency to achieve
high gains. This factor will undoubtedly determine how small the DC blocking capacitor
can be. Assuming that Z,,t looks predominantly capacitive, (Zut = l/sCb) as would
be the case for a 'small' DC blocking capacitor, the gain can be derived to be:
gain = 82LpCb(A + 1)Z. + sL+Z (3.23)
(sL. + Z,.)
Because A in the s2 term is quite large, the zeroes are a 'lightly damped' complex pair.
A typical pole-zero plot is shown in Fig. 3.9.
iw
o0
Wa
0
-a0'
Figure 3.9: Pole-Zero Plot for gain with Z,,ot = 1/SCb.
Here there is no maximum gain; even above the pole the gain continues increasing
with slope=1. Above the complex zero pair, but, below the pole at w,, the gain can be
simplified to:
1gain,,t s2L Cb(A + 1) < s < W (3.24)VLvPQA <s<
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Bear in mind that this relation is only valid where Z,,ot looks predominantly capacitive.
At and above some frequency, the 'real' output impedance of any practical amplifier will
come to again dominate Zot. Whether this analysis, assuming capacitive Z,,ot, or the
previous analysis, assuming real Zout, is valid is determined by the operating frequency
relative to this 'drive pole.'
Comparison to Fourth-Order Passive Filters: If Zot does indeed look capacitive
at the operating frequency, then it is beneficial to make the following observation. The
gain of this improved circuit was achieved at the cost of the active circuitry plus that
of Cb. Similarly the gain of a fourth order passive filter, (2.7), was obtained at the cost
of just Cb. Thus, the gain of this active filter compared to the gain of the fourth-order
passive filter gives a measure of the relative worth of the active circuitry. Dividing (3.24)
by (2.7) gives:
gain,,t
Ygain8 5 A + 1 (3.25)
Thus, for the same Cb, this active filter circuit has A + 1 times more gain than the
fourth-order passive filter.
3.1.3 Alternate Inductor-Enhancing Sense Circuit
There is a similar transformation for the sense leads of the amplifier. Shown in Fig. 3.10,
this new topology is obtained by sliding the left input lead of the amplifier in Fig. 3.1
through the incrementally shorted V,,t.
Vezt 1.0
Figure 3.10: Alternate Sense for Inductor-Enhanced Circuit
This simple transformation results in a couple of important differences to the circuit's
operation. First, note that the amplifier input-current no longer flows through Vezt.
Under most circumstances, this should be beneficial for it should serve to reduce i.
The most important difference, though, is what might happen if Vezt were not an
incremental short. Ordinarily, this would be considered good, for the ripple current
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drop across that non-short would add to the drop across L, and yield a larger sense
voltage. If, however, V,,t looked capacitive, there exists a series LC circuit on the
left-hand side of the filter. If that C happens to resonate with L. anywhere near the
switching frequency, i could be huge with no detectable voltage at the input-terminals
of the amplifier. For this reason, this alternate sense topology is considered too prone
to failure to use.
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3.2 Capacitor-Enhanced Voltage-Filters
let Vul
Figure 3.11: Capacitor-Enhancing Circuit with Standard Drive
As could be expected, the analysis of the capacitor-enhanced voltage-filter circuits
is very much the dual of the analysis for the inductor-enhanced circuits. Capacitor-
enhanced circuits are constructed from the 2nd order voltage-filter of Fig. 2.1. L! is left
unchanged, while Cf is split into C, and Cd. Active circuitry is then added to make C,
and Cd appear larger.
3.2.1 Capacitor-Enhancing with Standard Drive Method
One possible arrangement is shown in Fig. 3.11. (Note that the amplifier is a current-
in/current-out amp). The amplifier input-current, ii is due to the ripple-voltage at the
external-source, ,. This current is amplified by a factor of A and drawn from the
external-source terminals so as to drive v, to zero. Again, if A were infinite, v, would
equal zero, as desired.
Gain Derivation
The effective-admittance, Yff, is defined as the inductor ripple current i over the
external-source ripple voltage v,. Since v, = v, in this case, it is also the Norton-
admittance. The exact solution for Y6ff is:
i, (sC, + Yin)8CdYout + sC.YinYot + (A + 1) SCCdYin (3.26)Y,. , , = (sC,. + Y,)(ScCd + Yo.,)
which is ezactly the dual of (3.1).
Defining
CP - 6C W -Yin./C(
Y-,,el ' ! (3.27)gain 8(C + Cd) t-You/Cd
W - Yo,.t/(A + 1)Cp,
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and performing an analysis very dual to that in the inductor-enhancing discussion yields:
[Yi[Cp(A + 1) + Yout] = (A+1( Yin. 8 + W (3.28)(8ga + Y ) (8C, + Y (t) + C (+ w,)(s + Wd)
The bode plot of this expression looks exactly like Fig 3.2. The two possible values
for Gma2 are:
ws < Wd gain (A + 1), + C(329
C.W +>CdWdTt (3.29)
J > d gain (A+ 1) +C a
Again, the maximum gain is obtained by working in the w, > wd region.
An important special case of this equation is the result obtained by assuming that
the current source in the amplifier is 'good'. Under this assumption Yot z 0 and the
gain relation, (3.28), further simplifies to:
gain (C CA) C + 1)Yi, (3.30)C,+( Cd )(A C+ Yi,
Maximum Effective Capacitance
An argument exactly the dual of that used in section 3.1.1 holds here regarding the
maximum effective capacitance that this circuit can create at a given working frequency.
The maximum effective capacitance is found by substituting Cff = gain x (C. + Cd)
into the gain relation and evaluating above both poles:
Cff,,, = (A+ 1) , (3.31)
LT Analysis
The LT of this circuit is found by incrementally opening both the input and output
ports. The LT circuit looks like Fig. 3.12.
out
Figure 3.12: LT Circuit
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After a bit of derivation, the exact dual to (3.10) appears:
LT = AYin + Yout scp + Yp (3.32)
where
YinYoutYp- Yin +t yut
Gain/LT Calculation
Since the gain and the LT relations exactly dual those from the inductor-enhancing
analysis, the gain/LT does so, as well. These equations, therefore, are presented only
as a quick reference. Again, assuming that we are well above the zero in the gain
expression,
gain
LT
(8CP + Yp) (Yin + Yout)
(8Ca + Yn)(BCd + Yout) (3.33)
The Bode-plot of this looks exactly like Fig. 3.5. As before, the best performance
is obtained by placing all the poles and zeroes of the gain/LT expression slightly above
the working frequency, and again the gain/LT has a maximum value of 1.
3.2.2 Alternate Capacitor-Enhancing Drive Circuit
Also by duality, there exists an alternate drive topology for the capacitor-enhancing
circuits which overcomes the above gain/LT limitation. It is shown in Fig. 3.13.
V51
Figure 3.13: Alternate Drive for Capacitor Enhanced Filters
The relations for this circuit exactly dual those from the inductor-enhancing alter-
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nate drive. They are:
¥Yc~..t = (C. fCd) (A + )Yog + Yn + YotI,  
- Yout (8Co + Yin)
gan eff VY Li aCp(A + 1) + Yout
gainmax = (A + 1) Y3.34)
LT ( A .j 1)C+,AYin + ot + o)gi = (Yi.+ Y ,t, (c ) (8 + )(i + )
T ~A W  9(8  W.)
The Bode-plot for the gain/LT looks exactly like Fig 3.8. Again, it appears that this
topology is superior to the standard topology because its gain/LT can easily be greater
than 1.
Consideration of Yo,t
If the exact dual of the alternate-drive inductor-enhancing circuit is used, as shown in
Fig. 3.13, Yout will have to carry the full DC bus current. To avoid excessive power
dissipation, therefore, You, must be made to be at least partly inductive. Again, this
inductor is considered expensive and should be made as small as possible. If this inductor
is sufficiently small, then Y.ot will look inductive at the working frequency and this will
affect the gain derivation. Assuming, then, that Yot, = 1/sLb the gain relation in (3.34)
becomes:
gain= 2 LCp(A + )Y + Cp + Yin (3.35)
C, -+ Yin
In this situation, the gain has no theoretical maximum and the DC power dissipation in
You is zero. Because A is large, the zeroes are again 'lightly damped' as in section 3.1.1.
Comparison to Fourth-Order Passive Filters Above the zeroes, but below the
pole in the gain, a clean active to passive gain comparison can be made. The gain in
this region simplifies to:
gain = 2LbCp(A+ 1) (3.36)
so that, just as with the inductor-enhanced alternate drive
ga.nact (A + 1) (3.37)gain,,+
Thus, for the same inductor Lb, this circuit provides A times more gain than does
the fourth-order passive circuit.
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LT with Inductive Y,,t It is also valuable to consider the LT when Yout looks in-
ductive. Substituting Y,,t = l/sLb, the LT expression becomes:
LT = AY, 82LbCp(3.38)
LT = (sLbYin + 1)(8C + Y(3.38)
above the zeroes in the gain, the numerators in the gain and the LT are identical. The
gair/LT ratio above the gain zeroes is therefore:
gain (sLbYin + 1)(8C + Y) (339)
LT A 8C, + Yin
Notice that this ratio increases with a slope of 1 above all of the poles and zeroes. Thus,
this circuit can achieve high gain/LT when operated well above all the poles of the LT.
In this region, the gain is still increasing with a slope of 1 and the LT is level. An
additional compensation pole in A, just below the operating frequency, will serve to
level off the gain to a constant value (if that is desired) and start the LT roll-off.
3.3 Effects of External-Source Impedance
In the calculation of the LT for all these circuits, the 'external-source' was always
assumed to be either an incremental short for inductor-enhancing, or an incremental
open for capacitor-enhancing circuits. Unfortunately, in arbitrary installations this
may not be a perfect assumption so there is some concern as to the effects of these
imperfections.
If these imperfections are small, they should not substantially affect the gain of any
circuit, but they may be responsible for introducing a high frequency pole to the LT. If
not accounted for, this extra pole in the LT could cause the circuit to be unstable.
Effects on the Loop Transmission
Recall that for both inductor and capacitor enhancing circuits, the standard drive and
alternate drive topologies had the Camne loop transmission. Modifying the incremental
impedance of the external-source will not change the fact that the loop transmissions
for the different drive topologies are the same.
Assuming that V.zt of the current-filter looks like an inductor Lz, instead of being
an incremental short as before, the loop-transmission of the inductor-enhanced circuit
is:
AZisL,Ld
82L.LdL, + 8[Zou.L,(Ld + L,) + ZinLd(L, + L)J] + (L. + L + Ld)ZotZi,
(3.40)
Similarly, assuming that I.t of the voltage-filter looks like a capacitor Cz instead of
being incrementally open gives:
AYn8sC CdLT = 2CCdC3 + 8[Yo.tc.(Cd + C.) + YinCd(C, + Cz)] + (C. + C, + Cd)Yout,.n
(3.41)
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for the loop-transmission of the capacitor enhanced circuit.
There are several points to notice here:
1. These two are exact duals of each other, as would be expected.
2. They each agree with (3.10),(3.32) in the limit L,C, -. 0.
3. The extra element has introduced an additional pole to each LT relation.
It is this last property which is potentially very harmful. Recall that A(s) contains
an appropriate LT roll-off pole. Thus, if this new pole occurs below the UGC, the circuit
will become unstable.
To investigate this new pole further, first assume that the extra element is a circuit
parasitic. As such it will be much less than other comparable circuit elements. In this
case, the two LT poles lie on the negative real axis:
L, L,,Ld WP = v °p2 = Zi+Zg
L2'L.Ld p1r; Wp2 l&(3.42)Y YI. +YC2 << C,,Cd Wp = Wp2 = CZ
In both relations wpo is the old LT pole at wp, and the Wp2 is the pole introduced
by the new element. Notice that Wp2 is a factor like Lp/Lz or Cp/Cz higher than wpl.
Since ILTI is generally quite large at wp it is still possible that Wp2 will occur below the
UGC and hence cause the circuit to be unstable.
The only solution to this problem seems to be to add extra Lz or Cz to the circuit
and try to move wp2 down to be the dominant LT roll-off pole. This further requires
removing the old LT roll-off pole from A(s), or at least moving it to above the UGC.
In practice, this would require a fairly large Lz or Cz. As such, it would be sig-
nificantly larger than other comparable circuit elements. With this in mind (3.40) and
(3.41) simplify to:
L, »> L,, Ld LT = AZsLLdL, > 2L,Ld + s(L.Z,ut + LdZi,) + ZoutZin]
(3.43)
C2 > C.,Cd LT = AYs 8CdC >> C,, C LT = C,[s2CCd + s(C.Yout + CdYi.) + YotY,,]
The denominators of these can be easily factored to yield:
Lz > L,, Ld LT = s o
_ _____ ( + wd(3.44)
sAY;Cz > C,,Cd LT = C sAYi 
Thus, making Lz or C. large has moved the two poles of the LT, wpl and Wp2 , to
the standard old w, and w. It should be noted that for the first time, the LT explicitly
contains its roll-off pole. A bode plot of this LT looks much like Fig. 3.2, rather than
Fig. 3.5.
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Effects on Gain
New values for the effective-inductance, L f/, and effective-capacitance C* f/ are:
L/ = L + L.ff = L2 + gain(L. + Ld) (3.45)C, = C. + Ce! = C. + gain(C, + Cd)
Thus, until Lz or C. get to be on the order of Lff or Cff (hopefully very large), their
addition will not appreciably effect L ! or C*f. On the other hand, L. and C. are
'costly' elements, so the gain should be rdefined:
gain' ff A e,
LC + Cd + CL LC
Re-deriving the four gain relations gives and assuming operation above w. gives:
Standard Drive Alternate Drive
gain' . Z n(s- w)(, + .a) ZoutL,( + w) (3.46)
gain* Ai AAC
c,(8 + W,)(8 + Wd C, +W
Effects on Gain/LT Ratio
Dividing (3.46) by (3.44) gives the general figures-of-merit.
Standard Drive - = 1
gi (a+w)(3.47)
Alternate Drive T (s + Wd)
The latter relation is flat at unity out to wd where it starts increasing with a slope of
1. Thus, even when adding large amounts of Lz or C., the alternate drive topology can
provide gain/LT in excess of 1 for operating frequencies above w, and wd.
Conclusions
In those situations where the impedance of the external-source is unknown, or where it
is known to be undesirably capacitive or inductive, the active filter circuits may have to
be modified to keep them stable. Though this modification generally has detrimental
effects on the gain, it does not make the filters useless. In fact, the alternate drive
circuits can still achieve gain/LT ratios significantly greater than unity.
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3.4 Summary
Before moving on, it is valuable to restate some of the key points in the development
thus far.
1. There are two different drive topologies for both inductor-enhancing and capacitor-
enhancing filter circuits for a total of four active filters under consideration.
2. Both topologies have the potential to provide reasonably high gain.
3. The alternate drive topology can achieve gain/LT > 1 in both inductor and
capacitor-enhancing circuits.
4. There is no fundamental limit on Leflma or Cq6 fm=. using the alternate drive
topology.
5. External-Source impedance could make the filters unstable unless specifically ac-
counted for.
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Chapter 4
Practical Circuit Considerations
Thus far, the development of inductor-enhanced and capacitor-enhanced active filter
circuits has been centered around generic amplifier modules characterized by their in-
put/output relations. Voltage-in/voltage-out amplifiers were used for the inductor-
enhanced filters while current-in/current-out amplifiers were used for the capacitor-
enhanced filters. The development achieved large gains in both a 'standard' and an
'alternate' drive topology for each filter type. The only task remaining is to develope
'optimal' implementations of these amplifier modules.
To be considered a worthwhile endeavor, these active filter circuits ought to exhibit
gains in excess of 100 at their 1 MHz nominal operating frequency. Since the gain of
these circuits is generally close to the amplifier gain A, gain-bandwidths in the 100 MHz
region are required. Also, though the amplifier in these circuits operates at a gain
of A, the outer feedback loop in all the circuits imposes unity-gain-feedback stability
constraints on the amplifier.
This gain-bandwidth specification far exceeds what is available with generic op-
amps. Special high-speed high-gain op-amps may be able to provide the desired gain-
bandwidth, but they cannot be compensated for unity-gain-feedback. Thus commer-
cially available op-amps are not suitable for this application.
Instead, special purpose amplifiers will have to be constructed from discrete elements
such as bipolar transistors and FET's.
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4.1 Three Terminal Active Device Model
A characteristic of the available discrete elements is that they all have three terminals.
As such, relations developed on the basis of a general three-terminal device model can
be easily adapted to the characteristics of a particular device by choosing appropriate
values for the model parameters.
Figure 4.1: General Three-Terminal Model
A simple but adequate three-terminal model is shown in Fig. 4.1. It is a simplified
version of the well known hybrid-7r model. Because this model does not completely
represent the terminal characteristics of the real devices, it will be used only for making
rough comparisons between different amplifier and active filter topologies.
35
MVV
4.2 Single Active-Device Filter Circuits
Active filters can be made using a single active device as the amplifier. Though their
gain is limited by their utter simplicity, they can still be of use in some applications.
There are six ways to connect an active device as the amplifier in each of the four filter
circuits under consideration. Fortunately, one connection in each provides higher gain
than all the others and is therefore clearly superior. The 'good connection' for each of
the four active filters is shown incrementally in Fig. 4.2.
(a) Standard Drive (b) Alternate Drive
Inductor-Enhanced
w w
(c) Standard Drive (d) Alternate Drive
Capacitor-Enhanced
Figure 4.2: Four Simplest Active Filters
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The gain for each is:
gain = gainma =
(a) 8Lp(gZ, + 1) + Ld (gmz + 1)8L z.L+d 
(b) 8Lp(gmZ + 1) + Z L (gmZ + 1) (4.1)(b) (4.1), + , 1, Ld
() C 8 T + 1)
2C .mZr + s C 4d + 
8'Cp£b(g"Z'r + 1) + 8CpZ + ! Cd (g,,Z 1)sL8.(d) + 1 C+ L+Cd
There are several things to notice here:
1. The relations for inductor-enhanced and capacitor-enhanced circuits are no longer
duals of each other. This is due to the non-duality of the active device used to
create both types.
2. The gain expressions for the capacitor-enhanced circuits look very much like those
from Chapter 3 with Yot = 0.
3. The gain expressions for the inductor-enhanced circuits can be made to look like
those of Chapter 3 by letting Zout -,oo, A - oo, and ZutlA - G.
4. The equations for the two inductor-enhanced circuits are the same.
5. The gain,, column assumes that g and Z, look resistive.
6. The gain,,z column is applicable only in certain regions of operation for each
circuit.
For bipolar transistors, for example, gmZ,,-'J 100. Thus, active filters with gains
in the 100 region should be achievable with a single bipolar transistor and associated
support components. High-frequency compensation of these simple filters should also
be very easy for the number of parasitic poles is kept to an absolute minimum. In
practice, the required support and bias circuitry would tend to reduce the gain by a
small amount, but for many applications these filters may be quite valuable due to
their utter simplicity. In other applications, even more gain is desirable so the analysis
continues with multiple active-device filters.
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i L. Ld
Vezt - - Sense - Drive
7-/ 
(a) Standard
Drive
Vezt
(b) Alternate
Drive
(c) Standard
Drive
(d) Alternate
Drive
Figure 4.3: Block Diagrams of Four Active Filters
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4.3 Multiple Active-Device Filter Circuits
In general, an increase in the number of active devices would lead to an increase in the
maximum achievable gain. Unfortunately, each additional active device will also add a
parasitic pole or two to the LT. All these parasitic poles must still be kept above the
UGC. As a result the limit on the maximum achievable gain very soon comes not from
how many active devices are used, but from how many poles can be pushed significantly
above a usefully high UGC. It is felt that two active devices provides the best tradeoff
between number of poles and high gain. Henceforth the development of the active filters
will concern itself with two-device circuits.
4.3.1 Separation into Sense and Drive
To facilitate further development, each filter circuit will be divided into two sections;
'sense' and 'drive'. Block diagrams of the four active filters developed in Chapter 3
separated into their sense and drive sections are shown in Fig. 4.3. Since each filter will
be composed of two active devices, each section will contain a single active device and
associated passive components.
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4.3.2 Inductor-Enhancing Filter Circuits
Sense Circuits
Vezt Vest
(a) (b)
Figure 4.4: Two Good Sense Connections
There are a total of six ways to connect the three terminal element across a sense-
inductor. Frtunately, only the two shown in Fig. 4.4 are of any value. The output of
each of these is a current. Quantitatively:
(a) = -gmZr + 
(4.2)
(b) = g { T L. 
Notice that the signs of these two transfer relations differ. This will become very
important when selecting appropriate drive circuits.
A closer examination of (4.4) shows that while in (a), i/i, becomes as high as
gmZ,, in (b), io/i, is always < 1. Thus it seems that (a) is immediately superior to
(b). Approach (b) should not be discarded yet though, for in both of these io does not
depend upon the load impedance that the sense circuit sees. If working into a high load
impedance, (b) might actually 'perform better' than (a) due to miller characteristics.
Also the LT characteristics, or sign of i,/i,, of (b) might make it very desirable.
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Drive Circuits
As before there are six different connections for an active device in each of the standard
and alternate drive topologies. Again, only two in each of the drive topologies are of
any value. The four viable drive circuits are shown in Fig. 4.5.
It would be hard to define a meaningful transfer relation with which to compare
these various drives as pictured. For an intuitive feel, however, if C to the right of the
drive is considered an incremental-short and the sense circuitry to the left an incremental
open, then the inductor-current, iL,, can be derived:
- (gmZr + 1)
(4.3)
(c),(f) ti = -gmZr
The most important thing to notice is that,
these relations differ.
(c)
just as with the sense circuits, the signs of
TU'
Standard Drive (d)
Ld iLd
JamT'L=_* ?
-
fV.j, Zr
gmVfr
~1
-' _1
Alternate Drive
Figure 4.5: Four Drive Arrangements
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Total Inductor-Enhancing Filter Circuits
Great care must be taken to observe the signs of the transfer relations when connecting
various sense and drive circuits. To result in a stable circuit, (have negative feedback)
the product of the signs of the sense and drive should be positive. Thus, though there
are four viable drive circuits and two viable sense circuits, there are only four viable
connections of the two types instead of eight. The other four possible connections
are fundamentally unstable. With the 'standard drive' topology the good connections
could be known as (ac) and (bd), and with the 'alternate drive' topology, the viable
connections are (af) and (be). The four viable inductor-enhancing circuits, without Cf,
are shown in Fig. 4.6.
L,
(ac) Standard Drive
Ld
(bd)
(a)
L,
Alternate Drive (be)
Figure 4.6: Four Inductor-Enhancing Circuits
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Gain Calculation: It turns out that the gain equations for (af) and (ac), are identical.
Likewise the relations for (be) and (bd) are also identical:
(af),(ac) gain =
(be),(bd) gain =
8 Lp[(Zrdgmd + 1)9gm.Zr. + 1] + Z7.
(aL, + Zx)
8 Lp[(Zdg9md + 1)gm.Z. + 1] + Zr,
[8L.(g.Zjr. + 1) + Zr.]
Which are still ezact. Defining the unitless quantity fi = gmZr, and making some very
valid simplifications gives:
(af),(ac) gain 8t,,8s.d + Z1(8L. + z.)
(be),(bd) gain sw L, /5.fd + Z(L,.8. + Z,.)
(4.5)
The only difference between these two is that (be) and (bd) roll off fi, sooner than
do (af) and (ac). A Bode-plot of these two looks like Fig. 4.7. Notice that in circuits
(ac) and (af) the gain can be on the order of Bfld. For bipolar transistors, this could
easily be greater than 1000.
Igainj
(af),(ac)
(be),(bd)
8
#. 1L..6.L . L .
Figure 4.7: Bode-Plot of Gain for Four Inductor-Enhancing Circuits
Also notice the lack of anything which looks like wd in these gain expressions. This
is due to the drive element being modeled as a perfect current-source. As Z,,t from the
previous chapter went to infinity, so did wd.
Since there is no wd associated with these circuits, raising Ld arbitrarily, will never
cause the gain to roll-off for a given wf as it did previously. Recaling that L,ff =
gain(L, + Ld), this corresponds to there being no fundamental limit on Lcff.
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LT Calculation: The loop-transmission is found by incrementally shorting both the
input and output 'ports'. Under this condition, the standard and alternate drive circuits
are identical, as they were for the LT derivation in Chapter 3. With this in mind, there
are only two different circuits for which to derive the LT, as shown in Fig. 4.8.
gmsVi
(af),(ac)
Zar t Zp r Z
Zo LP Z.
(be),(bd)
Figure 4.8: Two Different LT Circuits
Deriving the LT relation for each yields:
(af),(ac) LT = - LpP+Ifd
'iVi *LP p,~+ 1)+~ ~(4.6)
(be),(bd) LT = -_V = 8LP ( d+1)vi = Lbp+ ,
Notice that the LT for (af) and (ac) levels off fa sooner and to a level , lower than
it does for (be) and (bd). Recalling that it is desirous to have large gain with small LT,
it does indeed appear that (af) or (ac) will be the circuits to use. It is important to
keep in mind that a pole is going to have to be added to these circuits to accomplish
the necessary LT roll-off.
Gain/LT Calculation: The general figure-of-merit is, as usual, the gain/LT ratio.
Performing the respective divisions and simplifying yields:
(a),(ae) (a = Lp=B.d + Z.)(. Lpo. + Zr.)
a Lp6,,8d(sL. + Z.) (8 L 8,fld + .) (8+ r.) (4.7)
(be),(bd) _ = (Lp,.Bsd(e ,el. + Z,+ )As Lpshown in Fig. + 4.9.
A Bode-plot of the equations in (4.7) is shown in Fig. 4.9.
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L (af),(ac)
8(be),
(be),(bd)
Figure 4.9: Bode-plot of gain/LT for Four Inductor Enhancing Circuits
Notice how similar this looks to Fig. 3.8. In fact, identifying the parameters:
Ad = A Z, = Zi' = Zst (4.8)
makes all the previous relations in this section look exactly like their counterparts from
Chapter 3.
Sulmmary of Inductor-Enhancing Circuits
Operation of these different circuits seems divided entirely by the type of sense they
employ and not at all by the type of drive. Summarizing the results:
1. Circuits with type (a) sense can achieve gains of 2.
2. Circuits with type (b) sense achieve gains of only .
3. Loop-transmission for (a) sense is lower by a factor of B8 than that of (b) sense.
From this early analysis, circuits with type (a) sense appear to be clearly superior
to those with type (b) sense.
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4.3.3 Capacitor-Enhancing Filter Circuits
The development here is very much the dual of that in the previous section. As such,
several of the intermediate steps will be omitted.
Sense Circuits
As before, there are six possible sense circuits of which only two are of any value. The
two good ones look like Fig. 4.10. Again, their respective signs differ.
C, C5 gmvur
z mur <>
(a) (b)
Figure 4.10: Two Good Sense Circuits
Drive Circuits
Here there is, just as before, a standard topology and an alternate topology. There are
two good connections from each topology for a total of four drive circuits. The four are
illustrated in Fig. 4.11
It suffices to say, without derivation, that the 'signs' of these four drives differ. (c)
and (e) are of one sign while (d) and (f) are of the other. A very important subtlety,
though, is that if one of these drives is flipped top for bottom, its sign changes. Thus
there are flipped versions of these four drives, where (d) and (f) are of one sign while
(c) and (e) are of the other, for a grand total of eight viable drive circuits.
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(e) Alternate Drive (f)
Figure 4.11: Four Drive Circuits
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Figure 4.12: Eight Capacitor-Enhancing Circuits
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Total Capacitor-Enhancing Filters
With eight viable drives, four of each sign, and two viable sense circuits, one of each
sign, there are eight viable capacitor enhancing circuits to be evaluated. They are shown
in Fig. 4.12.
It is also important to point out that there are truly eight inductor-enhancing circuits
as well. The other four are again formed by flipping a drive circuit top for bottom, and
connecting to the other polarity sense circuit. This means, though, that there is an
inductor in series with both the 'high-voltage' bus line and the 'ground' line. Although
this may be acceptable in some situations, the majority of power systems must keep at
least one 'ground reference' continuous and so cannot utilize the flipped drives. Thus,
the other four inductor-enhancing circuits were not developed.
There is a dual problem, by the way, with these eight capacitor enhancing circuits.
In four of the above circuits, (ad), (bc), (af), and (be), both active devices are connected
to the same bus line. All connections to the other bus line are via capacitors C, and Cd,
which serve to isolate the active circuitry from the high DC bus voltage. In the other
four circuits, (ac), (bd), (ae), and (bf), however, each active device is connected directly
to a different bus line. With these circuits, a means, other than C, and Cd, will have to
be supplied to isolate the active circuitry from the high voltage DC bus. Though this is
no problem in principle, this isolation might cost an additional capacitor which would
have to be included in the gain calculation.
LT Calculation: The LT calculation for these eight is very straightforward. It turns
out that all the circuits with type (a) sense have the same LT, as do those with type
(b) sense.
(ac),(ad),(ae),(af) LT = f6,(,d + 1) s Pa pd
(bc),(bd),(be),(bf) LT = X Pd (4.9)
Notice that the LT in all of these is a very simple constant. Thus the LT roll-off
will have to be accomplished by adding a pole to one of the a's. The gain derivations
and evaluations for the two drive topologies are sufficiently different, though, to warrant
separate developements.
49
Gain Calculations for Standard Drive: The gain derivation for the standard drive
is quite straightforward. The relations for (ac) and (ad) turn out to be the same, as do
the relations for (bc) and (bd).
(ac),(ad) gain= ( )
(bc),(bd) gain= (C) A(A )
Ba6d
Cz,,sr + 1
PA fid
SCZ. + .
(4.10)
Igainj I .o;-lI16[h'
/ (ac),(ad)
(bc),(bd)/
1
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1
7LbcP
(a) Standard Drive
(af)
of)
A. K -
1 \ 1
F.AI LcVX c#zr
(b) Alternate Drive
Figure 4.13: Bode Plot of Gains for Capacitor-Enhancing Circuits
A Bode plot of these relations appears in Fig. 4.13a. Notice that there is no pole at
anything related to an wd in any of these relations. This is because the drive device in
all is assumed to be a perfect incremental current-source and Y,,t = 0. Thus, wd - 0
and the gain of all four is constant out to a single pole at w,. For maximum gain,
therefore, the circuits should be operated below the pole. In this region:
(ac),(ad) gainmaz (d (4.11)
(4.11)
(bc),(bd) gain.. (Ps C ) d
Circuits with type (a) sense achieve gain of 2 while those with type (b) sense
achieve gain of only , . It seems therefore, that just as with the inductor-enhancing
circuits, the (a) sense method is superior. Without going into the development, the (a)
type sense will have a miller pole a factor of f, lower than will the (b) sense. With
reasonable transistors, though, this ought not be a problem, and gains of 62 ought to
be achievable using the (a) sense.
There is also a definite maximum value on the effective capacitance at a given wf
with these circuits. As in section 3.2.1, maximum effective capacitance is obtained by
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8
,6,(P + 1) + 1aclzr + 
#48rd + ) + 1
8Q1 Z.' + P + 
- ! , m, - ..~~~~~~~~~
CIC PA +CdC rrc
making C, large enough to force the pole at w, to be below wf. In all four cases,
CeJf,;. is:
C;.. Pt WVWZf, oI (4.12)
For typical bipolar transistors at 1 MHz, this is about 3 F.
Taking a quick glance at the gain/LT:
(ac),(ad) # 8z + (4.)
S+ C, C ,41Z3/),(bc),(bd) C m IC.ZWJ/J + 1
which are always < 1.
Thus these circuits are limited in their maximum effective capacitance and have a
gain/LT less than 1. For a way around these limitations look to the alternate drive
topology.
Gain Calculations for Alternate Drive: All the alternate drive circuits, (-f) and
(-e), again have a current-source directly in series with the main bus line. This current
source will undoubtedly have to be bypassed with an inductor Lb as it was in the section
on output-admittance in Chapter 3. For that reason, Lb will be included across the drive
source in all the alternate-drive calculations.
82LbCp[P$(#d + 1) + 1] + 8CpZra + CZ 8 +1
a2i= Lcp[.(#d + 1) + 1] + ,CZ,z + B. +I(bf) gain = . (b 9Scz( + ) + C 1
82LbCp[6,(#d + 1) + 1 + sCpZra + ( + 1)C, + Cd (4.14)
__:_ C. + CA
(be) gain =
SC, Zr, + 1a2 LbCp[#.(5d + 1) + 1] + 1CpZ, + (Pa + )Cd + CC. + Cd
sC, Z, + # + 
Assuming that Lb is large enough to cause the two zeroes to be 'lightly damped' in
all of these as in Fig. 3.9, and that B is > 1, these can be simplified to:
a2LbC p8o + 1(ae) gain # lC, Z, + 1
a2LbCJ.d + ,6(bf) gain (4.15)
(4.15)
(af) gain c. L Cjc. + C 
C( a s B 2C + 1(e gain ;t C. +Cd C. .oB +(be) C
51
An approximate Bode-plot of these is shown in Fig. 4.13b. Notice that in all of
these, the gain is increasing with slope= a high frequencies. Thus, it would appear
that best operation of these circuits would occur when all the poles and zeroes are as
low as practical, hence making the operating frequency as far above them as possible.
Comparison to Fourth-Order Passive These alternate drive circuits all contain
Lb, as do the fourth order passive filters from Chapter 2. For a clean active-to-passive
comparison, above the two zeroes but below the pole, these simplify to:
(ae),(af) gain,,, 82LbCp./(gd
(4.16)(be),(bf) gain,,t 2LbCp,d
Dividing these by (2.7) gives:
(a),af) gamvn,,2 s
~~~gain.. ~(4.17)
(be),(bf) gain~ed $%d 8dgainp,,
In this region, the active circuitry provides 'gains' of P2 with the (a) sense and 6 with
the (b) sense, over that which would be provided by the passive circuitry alone.
LT Calculation Near the working frequency, Lb may be on the order of other
circuit impedances. Well above that, however, where the LT roll-off is of concern, Lb
will undoubtedly be much larger than other circuit impedances. As such, the previous
LT derivation, which did not consider Lb, is still valid for use with these circuits. Using
the above LT relations and working above the zeroes in the gain, the gain/LT is:
(ae)(af 10 ftSC. Z + 1
(4.18)
(be),(bf) /
which can easily be made greater than 1.
Maximum Effective Capacitance Note also that here is no fundamental limit
on the maximum effective capacitance since the gain is linear with Lb. Making Lb
arbitrarily large will result in correspondingly large values for C,;. It appears, then,
that these circuits are valuable for creating large capacitors, while the standard topology
versions are more valuable (they're simpler) for creating smaller capacitors.
Summary of Capacitor Enhancing Circuits
Just as with the inductor-enhancing circuits, those with type (a) sense provided more
gain than did those with type (b) sense. Hence the (a) senses seem superior.
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Unlike the inductor-enhancing, though, these circuits also differ according to the
type of drive they employ. In particular, those with the standard drive exhibit a definite
maximum value for gain, and a maximum value for Cf . Those with the alternate drive,
however, can be made to have arbitrarily large gain (by increasing Lb) and they exhibit
no maximum for Ceff.
Also, The standard drive circuits have a gain/LT which is always less than unity,
while the alternate drive have a gain/LT which can easily be made greater than unity.
Bearing all this in mind, the (a) sense, alternate drive, (ae) or (af), seem to be the
most promising capacitor-enhancing circuits.
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Chapter 5
Applied to Real Devices
Although there are many viable active-devices with which to construct these filter cir-
cuits, they can all be broken into two groups: bipolar transistors and field-effect tran-
sistors. Analysis of the filter circuits continues by adapting the previous three terminal
model to the particular characteristics of bipolars and FETs.
5.1 Bipolar Implementations
5.1.1 Modifications to the Three-Terminal Model
The previous analysis characterized a three-terminal active device with two linear pa
rameters; Z, and g,. Bode-plots and preliminary conclusions were generally made with
the assumption that these model parameters were real. To re-cast the resulting equa-
tions to fit more closely the characteristics of bipolar transistors, complex values for Z,
and g,, should be used. An accepted set of parameters is for Z, to look like a resistor
in parallel with a capacitor, while g,, remains unchanged at a real conductance. is
also re-defined to be its previous value evaluated at DC. Quantitatively this means:
1 _ _
- C lRR 8P,C, + 1 and i-9gmRr.
The three terminal model, redrawn to show the different elements, is shown in
Fig. 5.1.
For good RF radio-frequency" bipolars at typical operating points, the pole in
Z, at 1/R,rC, occurs in the tens of mega-Hertz range. For operation around 1 MHz,
therefore, the previous analysis, assuming that Z, was real, will apply fairly well.
The previous analysis has shown that, in all cases circuits with sense-type (a) were
superior to those with sense-type (b). Those circuits with (b) sense will hence be
discarded as inferior. Extensive, and quite parallel to those upcoming, calculations
to justify this exclusion have been carried out, but will not be included here to avoid
tedium.
54
9mUvr v - b
e
Figure 5.1: Model for Bipolar Transistors
5.1.2 Values for Model Parameters
The values for the model parameters, g,, 1?, and C, are highly dependant on the
quiescent operating point of the transistor and can be derived from device physics.1 An
accepted value for g is:
q
= I 40I, (5.1)
for operation at room temperature.
I, is the quiescent collector current of the transistor. Typically, small signal discrete
bipolars are biased for collector currents of between 1 and 10 mA. High-speed RF
bipolars are biased slightly stronger; collector currents of between 5 and 20 mA for
optimal operation. This translates to typical values for g, of:
Standard Bipolars: 0.04 < g, < 0.4 U
RF Bipolars: 0.2 < g, < 0.8 (5.2)
R, is defined as Bf/g,m. For standard bipolars, flf is typically - 100 and for RF
bipolars it is typically 50. This translates to:
Standard Bipolars: 2500 > R, > 2505
RF Bipolars: 250 > R, 62 (
The value for C, is not so easily determined without knowing the details of the
construction of the particular device. C, is instead generally found by measurement or
published specifications. Around typical operating points, C, might be something like:2
Standard Bipolars: C, 25 x 10- 9 I, so that 25 < C, < 250pF
RF Bipolars: C, 1.6 x 10- 9 IC so that 8 < C, < 32 pF
(5.4)
1See [5], section 6.5, for a derivation of these model parameters.
2Prom [131, pp. 33
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5.1.3 Limitations of the Model
The three terminal model in use is a simplified version of the accepted hybrid-r linear
model for bipolar transistors. The most significant simplification here is the elimination
of C,, the capacitance between base and collector. Also called the miller-capacitor, C,,,
is typically much smaller than Ca. Thus this seems like a valid simplification, at least
for obtaining a general feel as to the operation of different circuits.
Miller-Pole Discussion: In some topologies, however, Cf becomes definitely more
important than C, through what is called the miller-pole.3 A low miller-pole is generally
formed when a transistor is operated in a common-emitter configuration, and the base
is driven from a relatively high impedance. The effect is that C. is made to look larger
by a factor of the voltage gain. In this way, C, comes to dominate over C, as the
dominant-pole placing capacitor.
One would normally expect that with both C., and C;, there would be two poles to
worry about. It turns out, however, that the second pole is at very high frequencies
even with a low miller-pole. In this situation C, can be replaced with Ctt where:
Ctot = C, + (voltage gain) x C,.
which can easily be much larger than C,. Thus, though C, may affect the placement
of the dominant pole, it will not add another pole below the UGC which would cause
the amplifier to be unstable. In this light, analysis without CA continues.
High-Frequency Model Limitations: One common specification for comparing
various bipolars is the published ft. ft is generally defined as the frequency at which
the magnitude of the base current would be equal to that of the collector current. With
the simple model above:
1 gm 1 Bft =21r C- 2 RC,.
which is truly very high. Generic bipolars have ft's in the 100- 500MHz region while
good RF bipolars have ft's in the 4GHz region. It should be noted, though, that ft
can not be actually measured because the simple model used here, and even the more
complete hybrid-wr model, are definitely not valid in this frequency range. ft is
instead calculated by extrapolation of measurements taken at much lower frequencies.
A published value for ft is often used in the above equation to arrive at a value for C,.
5.1.4 Inductor-Enhancing Circuits
Bipolar versions of the two (a) sense inductor-enhancing circuits, completely devoid
of any bias circuitry, are shown in Fig. 5.2. It should be pointed out that the polarity of
bipolars in Fig. 5.2 does not matter, except to the bias circuitry. The polarities shown
8 See [3], section 14.6, for a discussion of the miller-pole.
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(ac) Standard Drive (af) Alternate Drive
Figure 5.2: Bipolar Implementation of Inductor-Enhancing Circuits
are only to help the reader visualize the operation of the circuits. Re-grinding (4.4)
with the new model parameters gives:
i LpH() + lR,(4RdCfd + 1) (5.5)
(gain dC,,d + 1)[sL,(a9r,C,, + 1) + R,.]
where
H(s) ' RrRdCs,Cd + 8(i, + 1)RdCrd + hf./ad + 1
for the gain of both circuits.
Instead of making the numerator into a full cubic in 8 and then trying to factor it
into individual zeroes, a quick examination of (a) is valuable. If both transistors are
identical, the roots of H(s) are at:
W = (-1 j )2RwC
which is near ft and in the invalid region for the model. With this in mind, analysis
significantly below ft can assume that
H(s) = la.d + 1 Ps ,.Pd
Similarly, the [ ] term in the denominator is the sense impedance. Assuming that
RPo 1Rr. < 1
L, P ,,C,,
(which should be a good assumption) the denominator can be factored to yield:
.gain ,(,.d Lp + aR, dCd) + 5.6)
(sRrdC,,d + 1)(sR,,Cr, + 1)(aL. + R,) (5.6)
This can be further simplified by ignoring the +Rr,,rdCd term in the numerator.
A Bode-plot of this looks like Fig. 5.3. Below the pole at = 1/R,dC,,, this looks
exactly the same as Fig. 4.13.
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Figure 5.3: Bode-plot of Gain for Bipolar Inductor-Enhancing Circuits
The maximum gain of these circuits is -,Pd and they exhibit no limit on the
maximum effective-inductance. With 's of only 50 then, gains greater than 1000 ought
to be achievable.
Maximum gain is achieved by operating above the pole at R,/L.. For a 1 MHz
operating frequency, and R,, of 100 f, L, should be greater than 16/pH. If L. and Ld
are then both picked to be 16 pH, a gain of 1000 would create an effective inductance of
32 mH. This is a rather large inductor, especially for most 1 MHz filter applications, so
these bipolar circuits seem to be able to provide plenty of inductance. Any inductance
smaller than this 32mH can of course be created by shrinking either L,, Ld, or both,
but the circuit may not work with gain of 1000 under those conditions.
The ease of successfully achieving this gain is governed, of course, by the loop-
transmission. From (4.6), the LT for these circuits is:
LT = aLpffd(5.7)(sBRidC,rd + 1)[8Lp(8sErC. + i. + 1) + (5.7)
Making the same assumptions as in (5.6) simplifies this to:
LTPp (5.8)(T L + ir,/i8.)(SRdCd + 1)(sRrC, +,) (5.8)
In this LT equation, the pole at R,r./IBLp occurs first and serves to level off the LT
from the zero at zero. Next will be the pole at 1/RdC,rd and it will have to serve as
the dominant LT roll-off pole. The region of maximum gain, and hence desired working
frequency for the filter, occurs just below the RdCrd pole. The LT in this region can
be seen to be simply Id.
For guaranteed stability, the third pole, at ,8/RrC,,, will have to occur above the
UGC. This third pole is at ft though, so quantitative calculations of the LT or gain
don't mean much in this range.
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Dividing the (5.5) by (5.7) to arrive at the figure-of-merit gives:
gain (eBadLp + R.,)(eLpP, + R,)(8RpC, + .) (5.9)
LT aePfdLp(8Le + R,.)(aR&XC 1 . + 1)
A Bode-plot of both of this looks just like Fig. 4.9 up to the pole at 8 = 1/R,rC,.
Miller-Pole Considerations: Without going too far into the derivation, (ac) will
experience a low Miller-pole while (af) will not. This can be seen qualitatively, by
realizing that in (ac), the miller-capacitor of Q., sees roughly v, (which is comparatively
large). The current flowing through this capacitor subtracts from the transistor's base
drive current reducing the circuit's gain. In (af), on the other hand, neither of the
miller-capacitors see a voltage as large as v. For the same v, then, the transistors in
(af) will have larger base current and hence larger gain.
If this miller pole is kept above the working frequency, then there is no real difference
between the circuits. If, alternatively, the miller pole in (ac) occurs below the working
frequency, then (af) is the circuit to use.
5.1.5 Capacitor-Enbancing Circuits
There are fcur capacitor-enhancing circuits from Chapter 3 with type (a) sense. Bipolar
versions of them are depicted in Fig. 5.4.
Making the same assumptions as used in the preceding bipolar inductor-enhancing
circuits, to the capacitor-enhancing relations, (4.10) and (4.15), gives the gain for each
of these:
(ac),(ad) gain ( C1),. + 1]
82LbC,, + 8(SC, + rdC ) + I(ae)s 2LbCp.d + s(,.Cr + dCrd) + 1 (5.10)(a) (8RPdC.d + 1)[8(C + CG)R . + 1]
(af) gain ( +) (8Rsrd2LbCwd + 1[8('+RC + (a./~,tC, rt + 1)[.C,, + C,r)Pr.r +'1]
In general, C,, will be much less than C, so the denominators of these can be
simplified by ignoring C,,. For the standard drive circuits, maximum gain is achieved
by operating belou both of the poles, while for the alternate drive circuits, the maximum
gain is achieved above all the poles and zeroes. Under these conditions:
(ac),(ad) gam s . (e ) d(.1
\l+ C~d/ ~(5.11)
(ae),(af) gain. . ( fi) gmegmd
Note that while the standard drive circuits are limited to gains on the order of 8,Bd
(a very large number), the alternate drive circuits can achieve extremely high gains by
increasing Lb. With the typical values mentioned in section 5.1.2 and Lb = 10 H, for
example, gains on the order of 106 should be achievable.
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(ae) Alternate Drive (af)
Figure 5.4: Four Bipolar Capacitor-Enhancing Circuits
LT Analysis: From equation (4.9), the LT for all these circuits can be re-derived to
be:
LT (5.12)(LT rC,, + 1)(8RdCd + 1) (5.12)
Which can immediately be seen to be extremely troublesome. This LT equation has
its two poles at roughly the same frequency. Without modification, this will result in
an unstable system. The only solution to this problem is to add more capacitance to
either C,, or C,d to make one of them into the dominant LT roll-off pole. Given that
the LT below this roll-off pole is ki6d, and that the other LT pole cannot occur until
above the UGC, the selected capacitor will have to be increased by a factor like fl,ad.
This is a huge increase in capacitance and care must be taken so as to decrease the
gain as little as possible. Examination of (5.10) shows that, while Cd directly affects
a pole in the gain, C,, does not affect the gain until C,,, e C,. Thus, adding extra
capacitance to C,, will have less influence on the gain than will adding capacitance to
C,d.
Increasing C,, by a factor of A.Ld will make C,, much larger than C.. Making this
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substitution in (5.10) gives:
(ac),(ad) gain C (8RPRdCd + 1)(8Crr, + 1)
(ae) gain (s8LCrd + 1)(sCR,, + 1) (5.13)
8RdC, rd + 1) (XCirsRw + 1
(af) gain ( 82LbCdI61d + 8,O.RrdCird +.B.( ' c) (sRrdCrd + 1)(sC1rR, + 1)
All of these now have a pole at w = 1/Rr,C,, which will certainly be below the
operating frequency. With this in mind, and assuming that Rr, # Rrd, these equations
can be made to look like:
(ac),(ad) gain. ( ) UGC
C, !+d Wf ~(5.14)
(ae),(af) gain,, = UGC2 LbCp
where
UGC <
R-rdCrd
Notice that in (ac) and (ad), the gain is limited (to a rather low value) by the pole
at 1/PdCd.- In (ea) and (af), however, the gain is still linear in Lb.
Since the alternate drive circuits use the extra inductor Lb, they can be better
evaluated by performing an active-to-passive gain comparison as done several times
previously. Dividing this last equation by (2.7) gives:
(ae,(af) gain4 UG C (5.15)
Thus, the alternate-drive circuits achieve the square of the 'gain' of the standard-
drive circuits. If the R.dC.d pole is at 20MHz and the working frequency is 1MHz,
then these alternate-drive circuits could provide about 400 times the gain of a fourth-
order-passive filter, for the same Lb and Cp. Conversely, under the same conditions, the
standard drive circuits could only provide a capacitor-enhancement of roughly 20.
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5.2 FET Implementations
There are several types of field-effect transistors. Fortunately, the incremental model
for all of them is essentially the same. Junction field-effect transistors (JFETs) will
be generally considerld here, because discrete RF FETs are more available as JFETs
than as other types of FETs. The equations to be developed below will, however, apply
equally well to other types of FETs with appropriate values for the model parameters.
5.2.1 Modifications to the Three-Terminal Model
To make the three-terminal from Chapter 3 fit the characteristics of field-effect transis-
tors, Z, is made to look like a capacitor C9. while g,, is again left as a pure transcon-
ductance. The resultant model is shown in Fig. 5.5.
1 Pd
g
C,.o gmtnv
d
Figure 5.5: Model for Field-Effect Transistors
5.2.2 Values for Model Parameters
Typical values for the model parameters RF JFETs at reasonable bias levels are:4
1 < gm < 10m (5.16)
(5.16)2 C, 5pF
Note that g for FETs is roughly a factor of 80 below that for good RF bipolars,
and Cg, for FETs is a factor of about 8 below the C, of bipolars.
FETs are rated with f in the same manner as are bipolars. For a FET,
(5.17)ft = mC
Thus ft for FETs is found to be a factor of approximately 10 below that for good RF
bipolars. Later this will be a telling parameter.
'From [14, pp. 30
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5.2.3 Inductor-Enhancing Circuits
L, Ld L, Ld
(ac) Standard Drive (af) Alternate Drive
Figure 5.6: JFET Implementation of Inductor-Enhancing Circuits
The two type (a) sense, inductor-enhancing circuits from Chapter 3 implemented
with JFETs are shown in Fig. 5.6. Substituting the above model parameters into the
gain relations for these two, (4.4), gives:
gin = ) 82 C,.SCosd + SCgsdgma + gmagmd + Co (5.18)
k ) 82L Cg,, +I
For typical values, ggd >> Cod/Lp, so the Co.d/Lp term in the denominator can
be ignored. If both FETs are identical, then the complex zeroes of this gain expression
are at:
oJ = (-1 jv-) g (-1 i jV)50MHz (5.19)
for typical JFETs. Since these are well above the proposed working frequencies, the
numerator can be kept flat at g,,.gmd through the range of interest. Keep in mind,
though, that there are really two VHF zeroes in the following gain expressions. With
these simplifications, the gain expression becomes:
gain V (\CPd 82L.C;,ga + 1 (5.20)
'Vd 01~+2L,Cg,,
An approximate Bode-plot of (5.20) looks like Fig. 5.7. In the low frequency region,
below all the poles and zeroes, the gain is maximized:
gain, g 9m9gmd CL (5.21)
For the small-signal JFET parameters mentioned above, this maximum gain is in the
vicinity of 100. Thus, while bipolars could theoretically provide gains of 1000, JFETs
in similar circuits can provide gains of only around 100. The difference lies mainly in
the relative gm for bipolars and FETs.
63
|I @a 8
Igainl
vLC,, 2C..
Figure 5.7: Bode-plot of Gain for JFET Inductor-Enhancing Circuits
LT Discussion: Making the same FET parameter substitutions in (4.6) gives the LT
for these circuits:
LT =( d) Lp(m + 8Cm)md+ 1 (5.22)
LTCgd Lp(gms + 8Ca,,) + 1
The poles are real and widely separated, so the denominator can be re-factored to be:
CLT d (8Lp + 1/g)(C, + g,,m) (523)
Just as with the bipolar implementations, this has the nice dominant roll-off pole at
1/Lpg,,n, and high UGC-limiting pole near ft.
Dividing (5.20) by (5.23) below ft, gives the gain/LT:
gain _ aLpg,. + 1
LT 2LC, + 1 (5.24)
A bode-plot of this looks like Fig. 5.8
Thus, for reasonable operation, the circuits ought to be operated above the LT roll-
off pole at 1/Lpgnm, but somewhat below the imaginary gain poles at 1/\/ZLCa. For
high gain/LT, the circuit could be operated above this imaginary pole pair, but the gain
is falling off rapidly in this region, so it is of no real value.
If the working frequency is again considered to be 1 MHz, and a g, of 4mU is
assumed, then in order to operate above the LT pole, Lp > 40 MH. In order for the
imaginary pole pair to be above 1 MHz, with C., = 4 pF, L. should be less than 6 mH.
In general, it is desirable to operate with a fairly large gain/LT so a value for LP in the
milli-H region seems appropriate.
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Figure 5.8: Bode-plot of Gain/LT for FET Inductor-Enhancing Circuits
This is, however, a very large inductor. When multiplied by the gain of the circuit
(~ 100), the effective-inductance would be in the 0.1 H region. Only in special cases is
an inductor of 0.1 H called for, so this seems a bit excessive. Notice that for attempting
to make more reasonably sized inductors, the gain/LT is decreasing, and in fact, when
trying to make inductors of less than about 4 mH, the gain/LT is unity.
Thus, while bipolar inductor-enhancing circuits appear to be able to provide gains of
1000 over a wide range of useful effective-inductances, FET inductor-enhancing circuits
can only provide gains around 100, and seem best suited for producing rather large
inductors. With this in mind it seems that bipolar implementations are more generally
useful than are FET implementations.
5.2.4 Capacitor-Enhancing FET Circuits
LT Discussion: The four capacitor-enhancing circuits, implemented with JFET's,
are shown in Fig. 5.9. Substituting the FET model parameters from (5.16) into the
capacitor-enhancing loop-transmission relations, (4.9) gives:
LT = 9mg9md (5.25)
which has the immediate problem of having two poles at the origin. This loop-transmission
indicates that the closed loop system will definitely be unstable. Thus, it seems that
two FETs cannot be used to construct one of these active filters. A possible fix to this
problem would be to add a resistor across the g - 8 terminals of one of the FETs. This
would move one of the poles from the origin to 1/RC9g. As long as this pole was above
the UGC (the remaining pole at the origin would serve to roll-off the LT) the system
would be stable.
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(ac) Standard Drive (ad)
,.8
(ae) Alternate Drive (af)
Figure 5.9: Four FET Capacitor-Enhancing Circuits
Adding this resistor has made this FET look exactly like a bipolar transistor, how-
ever. It can be shown that, since the g,'s of bipolars are greater than those of FETs,
replacing this FET with a real bipolar will provide more gain than simply adding a
resistor to the FET. Thus FETs seem inferior to bipolars for constructing the capacitor-
enhancing circuits.
5.3 Conclusions
The most important conclusion reached through this development is that in both the
inductor and the capacitor-enhancing circuits, bipolar implementations achieved higher
gains and more useful operating areas than did FET implementations. Hence, from
here forward, only the bipolar implementations will be developed.
For inductor-enhancing circuits, there again appeared to be no fundamental differ-
ences between the standard-drive and the alternate-drive circuits except for the miller-
pole in the standard-drive. To avoid possible gain limitations due to this miller-pole,
the alternate-drive, bipolar circuit seems to be the best of all the inductor-enhancing
circuits.
With capacitor-enhancing circuits, the alternate-drive version was definitely bet-
ter than the standard-drive version. Here too, the alternate-drive, bipolar, capacitor-
66
Lb
I
d
enhancing circuit seems to be the one to pursue.
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Chapter 6
Filter Implementation
The previous analysis has shown that active inductor-enhancing and capacitor-enhancing
filter circuits, using only two bipolar transistors each, should be able to achieve gains
of nearly 1000. Now comes the challenge of actually designing and constructing useful
filters which achieve these high gains. To maintain completeness, both types of filter
circuits will continue to be developed, but to save time, only an inductor-enhancing
circuit will actually be constructed. Before designing any circuit, however, the goals of
the design must be more formally defined.
6.1 Goals of the Design
The purpose of these active filters is to allow a given power circuit to meet an applicable
high-frequency noise specification, with a 'minimum-cost' filter network.
6.1.1 Power Circuit Specifications
)ad
Figure 6.1: Prototype Power Circuit and Filters
The power circuit, at least initially, will be a basic down-converter. It, along with
both of its ripple filters, is shown in Fig 6.1. Specifications for the converter are:
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1. Switching frequency: 1 MHz nominal
2. Input voltage range: 40 - 80 V
3. Input current (DC) range: 0 - 5 A
4. Output voltage: 30 V nominal
5. Output current range: 0 - 7 A
Optimal design of an active filter circuit must consider the peak currents and voltages
which it will see. The inductor-enhancing circuit will, in general, have to see the full DC
supply-voltage of 80V and the full DC input-current of 5 A. The capacitor-enhancing
circuit sees the full output voltage of 30 V and the full output current of 7 A.
Based on these requirements, the design criteria for the two filters are somewhat
different. While the inductor-enhancing circuit certainly needs to be isolated from the
input bus for both current and voltage, there is the possibility that the capacitor-
enhancing circuit could withstand the output voltage directly. If this converter was to
have lower output voltage, like 5 V, then the capacitor-enhancing circuit would almost
certainly be designed to utilize this by powering itself directly from the output bus.
6.1.2 Noise Specifications
The noise specifications are chosen to comply with the most stringent standards in
common use.
For current-ripple from a low-impedance source, the most stringent specification
seems to be that from MIL-STD-461B CE03, as shown in Fig 1.1. At the nominal 1 MHz
switching frequency of the above converter, the allowable ripple-current is 25 dB/A, or
20 pA. The specification continues to decrease until 2 MHz where it levels off at 20 dBpA,
or 10pA.
For voltage-ripple from a high-impedance source, an applicable specification is found
in DEC-STD 103.[12] Compliance with DEC STD 103 also insures compliance with
applicable FCC (United States) and VDE (European) standards. At 1 MHz, the ripple-
voltage limitation is 48 dBpV, or 250 pV.
Required Ripple-Attenuation
The design of filters to meet these specifications will concern itself with only the fun-
damental sine-wave component of the input-current and output-voltage. The input
current to the converter will be assumed to be a square-wave from zero to a maximum
of 7 A. Assuming that the duty cycle is 50% (a worst case assumption), the fundamental
component of this current will be
4
-3.5A 4.5Apeak = 3.2ARMS (6.1)
Ir
The MIL-STD specifies a maximum ripple-current of 25 pA RMS at 1 MHz, so this
converter needs an input ripple-current attenuation of 150 x 10S.
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Similarly, the output voltage of the converter is assumed to be a square-wave from
zero to a maximum of 80 V. This yields a fundamental component of
(4) 40V X 51 Vpa.k = 36VRMS (6.2)
The DEC STD limits the voltage-ripple to 250pV so an attenuation of about 150 x 103
is again required.
6.2 Passive Filters to Achieve the Required Filtration
As a basis for comparison, an adequate second-order passive LC filter, like those in
Fig. 2.1 should be designed to provide the required attenuation of 150x 103. Substituting
this attenuation, and the 1 MHz operating frequency, into eq. (2.1) gives:
LiCf 3.8 x 10- 9
As a further criterion for selecting Lf and Cf, the quiescent energy of the capacitor and
the inductor are often set equal:
LfIDC # CfVD
assuming a quiescent operating point of 40 V and 3.5 A, this relationship gives:
Lf X 130Cf
Solving these two simultaneously:
Cf = 5.6 F
~C1 j~ = 5.6 F ~(6.3)
L = 725pH
Though rather large and impractical, these can still be used as a basis for comparison.
Anyone designing a practical passive filter for this application would undoubtedly use
a fourth-order filter, as was illustrated in Fig. 2.2. Following the procedure outlined
above, the filter elements for either fourth-order voltage or current filters are:
C = 0.28 F (6.4)
L = 36 pH
which are much more reasonably sized. These fourth-order filters contain two of both
C and Lf. Thus the total capacitance used in the fourth-order filter is 0.56/YF and the
total inductance is 72 pH. Note that each of these is exactly a factor of 0. below that
used in the 2nd order filter above.
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6.3 Amplifier Topologies
Within the constraints of all the previous analysis, which considered only small-signal
behavior, there are still several possible amplifier configurations to be considered. The
actual configuration will determine the biasing scheme, power dissipation, and com-
plexity of the overall circuit. The different configurations can be loosely grouped by the
'class' of their output stage1.
6.3.1 Class A, Single-Ended
The class A amplifier is the simplest. Its output stage consists of a single active device
biased to conduct at all times. The bias current through, and voltage across, the active
device are therefore greater than the peak current and voltage to be supplied by the
amplifier. Furthermore, the current through the active device at one of the signal peaks
is greater than twice the amplifier output current. The class A amplifier, therefore,
exhibits an internal power dissipation which is larger than the power it supplies to the
load ( < 50%) and it is generally used for low-level amplifiers where this dissipation is
not objectionable.
6.3.2 Class B, Push-Pull
The class B, push-pull amplifier uses at least two active devices which alternately amplify
the positive and negative portions of the signal. They are generally biased to just begin
conducting at the midpoint of the signal and as such the amplifier exhibits very low
(ideally zero) quiescent power disbIation. .urthermore, each output device carries a
peak current only slightly greater than ti: peak output current. These output stages,
then, are generally used in higher-power, linear amplifiers where efficiency or power
dissipation is of concern.
For our prototype application, a class A amplifier will be used for its simplicity.
Though quite feasible, it is felt that the complexities associated with biasing and con-
trolling two output devices for the push-pull stage would unnecessarily hamper the
project.
6.3.3 Power Dissipation vs. High Gain
For the same allowable ripple at a filter's output, raising the gain of an active filter
circuit will result in more power dissipation. To see this, consider the two inductor-
enhancing circuits shown in Fig. 5.2. In both, it is easy to show that id oc gain x i,.
Thus, with the class A output stage, raising the gain necessitates that the bias
current and hence t quiescent power dissipation also be raised. At 1 MHz this soon
becomes the limiting factor in how large the gain can be. Continuing the inductor-
enhancing example, if i, is allowed to be 20 pA per MIL-STD-461B at 1 MHz, then at a
gain of 500, Qd must be biased at nearly 10 mA. Though 10 mA is not too large, orders
1The classes are based in antiquity. See [8] pp. 13-22 for a discussion -
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of magnitude more gain can certainly not be handled with this simple class A output
stage. This limitation can be overcome, to a certain extent, by moving to a push-pull
output stage. Even so, currents in excess of 100mA are going to be difficult to handle
with good RF bipolar transistors.
Potential for Higher Frequency Operation
For the same LT roll-off criteria, as the desired operating frequency of these filters is
raised, the achievable gain ought to be lowered proportionately. Since power dissipation
is proportional to gain, raising the operating frequency will lower the power dissipation.
Thus, if the operating frequency is raised significantly above 1 MHz, excessive power
dissipation will no longer be the gain limiting factor. If gains of 1000 at 1 MHz are
impractical due to excessive power dissipation, then gains of 100 ought to be achievable
at 10MHz with no worry about power dissipation. These reasonably high gains at
10MHz are potentially very valuable for very-high switching frequency power circuits.
6.4 Low Frequency Roll-Off of the Loop-Transmission
Much attention has been given to the high-frequency LT roll-off. Making the ILTI
decrease through unity before the LLT = 180° is necessary for the amplifier to be
stable. Just as vital, is consideration of the LT 'roll-on' at low frequencies. At DC the
LT of all these circuits is zero. For stability, it is also necessary that the LLT be less
than 180° when the ILTI passes though unity at low frequencies.
This has not been a topic of discussion previously because, unlike the high-frequency
roll-off whose lmitations are governed largely by circuit parasitics, the low-frequency
roll-off is entirely controlled by finite sized, tangible, circuit elements. Thus the low-
frequency LT poles and zeroes are entirely within the control of the circuit designer.
Recalling the high-frequency roll-off criteria, it would obviously be desirable to ac-
complish the low-frequency roll-on with a aingle zero near DC and single pole below the
circuit's working frequency. As such, the angle of the LT would never exceed 900 and
the circuit would be guaranteed stable.
From the analysis of Chapter 3, the LT in all the circuits had a single zero at DC
and pole as desired. This means, however, that to satisfy the above stability condition,
the amplifier gain, A(s), must be constant at low (and even very-low) frequencies. Thus
the amplifier must be 'DC coupled'. At least for inductor-enhancing circuits this is a
very difficult requirement, for the inductor across the amplifier input will not allow any
quiescent amplifier bias voltage, and the amplifier must have a truly differential input.
This requires, in turn, that the input stage to the amplifier contain at least two, active
devices and a much more complicated bias structure.
This additional complexity can be avoided, however, by relaxing the single zero
and pole requirement, and instead using lead-lag techniques and careful pole placement
to construct a stable amplifier. Again, this rule relaxation was not allowed on the
high-frequency end, because many of the roll-off characteristics there are governed by
unpredictable and largely uncontrollable circuit parasitics.
6.5 An Input Current-Ripple Active Filter
As presented in the previous discussions, the ripple-filters will be '2nd order' in that
they will have one 'large' passive filter element (L! or Cf) and one 'active element'.
This active element will contain two bipolar transistors and several 'small' passive com-
ponents. As such, the response of the entire filter will probably not be that of a passive
filter, but it will be evaluated, in terms of gain at 1 MHz, as if it were a second-order
passive filter.
An input current-ripple filter is composed of a filter capacitor, Cf, and inductor-
enhancing circuit. The circuit will be of type (af) and will attempt to achieve an
inductor-enhancement, or gain, of around 500 at 1 MHz, or 50 at 10 MHz. The amplifier
stage output will be 'class-A' and biased at roughly 10mA so that this circuit will be
'optimized' for meeting MIL-STD-461B at 1 MHz.
6.5.1 Low-Frequency LT Consideration
The first step in designing a real active filter circuit is to investigate some of the appro-
priate bias topologies. The low-frequency LT characteristics are going to play a major
part in the selection of an appropriate bias topology as discussed above.
Figure 6.2: Biased Input Current-Ripple Filter
A very simply biased circuit of type (af) is shown in Fig. 6.2. Though the bias point
of Qd is regulated quite nicely by R, the bias point of Q., is largely unregulated and
subject to variations with temperature and individual device characteristics. Except for
a small change in the gain though, bias variations of Q., will not affect critical circuit
parameters, so this simple bias circuitry may be entirely adequate.
If deemed inadequate, however, the bias point of Q. can easily be stabilized by
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moving R6, to the collector of Q. instead of Va·, and adding an additional resistor across
Chb. Notice that stabilizing the bias point with an emitter degeneration resistor and
capacitor would add another pole and zero to the low-frequency LT. This is potentially
troublesome and is therefore avoided.
With two inductors and three capacitors, a manual analysis of the fifth-order LT of
this circuit is rather cumbersome. Here, general purpose circuit simulators like SPICE
can be used to great advantage. A linearized incremental circuit for the LT of the above
is shown in Fig. 6.3. In this circuit, the parallel combination of Cf and the power-circuit
has been assumed to be an incremental short. Thus both inductors appear in parallel
and are collectively referred to as Lp.
V '
Vin
.b ,ba
~I I ~ Vout
F, I
> IC - Zi
Figure 6.3: Small-Signal Loop Transmission Circuit
Assume, for now, the following nominal component values are used for 1 MHz oper-
ation:
Cb = 0.01F Cc = 0.1pF
Cad = 0.02 pF Lp = 12.5 pF
R. = loon R = 390n
and the parameters of good RF-bipolar transistors, as discussed in Chapter 5 are:
f=50 g,=0.4U Rr=1502f
The SPICE output for this circuit in Appendix A.1 shows us that with these com-
ponent values, the circuit will be low-frequency unstable because the magnitude of the
LT is well above unity when the angle of the LT crosses 180°. If we increase Cb, to
10 pF and re-run SPICE, however, the magnitude is very close to unity when the angle
crosses 1800 as shown in Appendix A.2. This says that with Cb. = 10/pF, this circuit
will probably be stable, but it is still too close to call.
Now let the inductors have a small amount of parasitic resistance. If we assume a
copper resistance in each inductor of 0.1 2, a third SPICE run verifies that this circLit
will be quite stable indeed. Appendix A.3 shows that as the angle of the LT passes
through 180°, the ILTI is below 1/1000.
This parasitic resistance of the inductors is in line with what could be expected in
real inductors. Hence, this is deemed an appropriate bias topology. This biasing method
could be further complicated, though, by adding an emitter degeneration resistor and
74
bypass capacitor to Q. to stabilize the bias point. This would add yet another low-
frequency pole-zero pair and for the purposes of our proto-typical circuit, would only
unnecessarily complicate the low-frequency stability issues.
6.5.2 Gain and High-Frequency LT Calculations
As the circuit is now quite complex and we desire, for the first time, fairly accurate
predictions of gain and LT parameters, SPICE will continue to be the dominant analysis
tool.
After choosing Rb, and Rd so that both transistors are biased at roughly 10mA,
and choosing SPICE's Gummel-Poon bipolar model parameters2 so that they give ap-
propriate hybrid-r parameters, a SPICE run on the circuit of Fig. 6.2 indicates that
with the component values mentioned earlier, the gain is only about 250. This is not
high enough and must be improved.
It is quickly found that the values of Cb and R, do not affect the gain too much.
The gain does depend on r, but only up to a certain point. Also, the gain does depend
on fid but not too much on Crd. It seems then, that raising R and selecting Qd for high
fi rather than for low C, is in order. With this in mind a SPICE run with:
R=470 fd=50 gmd=0.4U Rrd=310f
yields a gain of over 500 which is deemed acceptable.
Now comes that challenge of reasnably compensating the circuit without destroying
the gain. A capacitor across R is an appropriate way to compensate this circuit. By
trial and error with SPICE, it is found that Cco,,mp # 500 = pF will roll-off the LT to a
UGC of about 35 MHz while still leaving the gain at around 500. A SPICE run of this
circuit is given in Appendix A.4.
As such it seems that we have a circuit which has reasonable LT characteristics at
both high and low frequencies and achieves a gain on the order of 500 at 1 MHz.
6.5.3 The Real Circuit
A complete schematic of the implemented circuit is shown in Fig. 6.4. Component
values are given in Table 6.1. A photograph of the circuit, without Cf, is shown in
Fig. 6.5. Notice that Qd is a PNP 2N3906 instead of an NPN as considered previously.
The change does not affect the preceding analysis at all.
2See [7], section 1.4 for a discussion of the Gummel-Poon Bipolar Transistor Model
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Figure 6.4: Complete Input Current-Ripple Active Filter
Table 6.1: Component Values for Current-Ripple Filter
Bias Point
With these component values, both transistors are biased at IC
point the transistors can be roughly characterized as:
Q, BFR-90 i # 50 9g = 0.4U
R, = 1250n
C, = 25 pF
Co = lpF
Qd 2N3906 B f 125 g = 0.4U
R, = 3100i
C = 100pF
C = 4pF
10 mA. At this bias
(6.5)
The total current drawn from Va,, is about 20 mA. With V/,, = 15 V, the quiescent
power dissipation is an acceptable 0.3 W.
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Cf = 0.3 AF L = 25p H Ld = 25 pH
CJ = 10pF Cbe =0.02pF Cb = 0.1pF
C,1 = 470pF Cc2 -330pF
Rb. =100 KO Rbd =68 Kn R = 470 n
RC = 3900n Rc = 27/ Vua, =15V
Figure 6.5: Photograph of the Current-Ripple Filter Circuit
The Inductors
The inductors are the weak part of the design for they are under-designed by about a
factor of two. Both inductors consist of 25 turns of 26AWG solid magnet wire on a
Ferroxcube 905PA40-4C4 pot core. This core material was chosen for its good high-
frequency characteristics and widespread availability. At full input current of 5 A the
core flux density in the core is 4700 Gauss which is somewhat beyond saturation.
The mean length of a single turn is 0.75 in, so the length of wire in each inductor is
roughly 19 in. This translates to a copper resistance 0.06 l and a DC power dissipation
of 1.5 W at rated current. At this current level, the inductors will have to be fan cooled,
as will the rest of the power circuit.
If this circuit were to be re-built, these inductors should be constructed on the next
larger size core to reduce both the flux density and the conduction losses. At present,
they are only really acceptable if the converter is used at half rated input current or less.
Notice, by the way, that this conduction loss is several times greater than the quiescent
power dissipation of the entire active circuit. Even with a larger core, this conduction
loss will dominate the power dissipation of the circuit.
More on Compensation
The amplifier was initially built with only the dominant LT roll-off pole formed by
C,1 and RA as discussed above. With these components, the UGC was observed to be
about 30MHz with plenty (> 650) of phase margin. Still, when the feedback loop was
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00 mV/div
mV/div
Figure 6.6: Sinusoidal Response at 1 MHz.
closed, the circuit exhibited a high-frequency instability. It was then observed that the
amplifier contained a couple of zeroes in the 30-60MHz range. These zeroes, due to
parasitics, are not predicted in the above SPICE simulations and bring the ILTI back
above unity at very high frequencies. To correct this, Cc2 and RC were added to create
an additional LT roll-off pole at 25 MHz. This worked fine and stabilized the circuit.
Experimental Results
Fig. 6.6 shows the circuit in sinusoidal operation at 1 MHz. The large trace is the
voltage v, at 200mV/div being supplied by a signal generator. It is essentially the
voltage across Ld. The small trace is v,, the resultant voltage across L,, at 2mV/div.
The two voltages differ in magnitude by a factor of about 1250 and in phase by about
900.
Measurement of the external-source ripple-current, i, would be extremely difficult.
The magnitude of the current is very small, in the 20,pA range, and the circuit is
constructed far too compactly to accept a current probe. A fairly accurate value can
be predicted by SPICE though.
A SPICE run of the complete circuit shown in Fig. 6.4 is given in Appendix A.5.
This indicates that at 1 MHz, the ratio of v, to v, ought to be about 1200:1. This agrees,
to within 5%, to the traces in Fig. 6.6, so I feel confident that SPICE's simulation of
the circuit is fairly accurate. From the same line of Appendix A.5, SPICE predicts the
external-source ripple-current to be 6.1 pA for v, = 1 V at 1 MHz. This corresponds to
an effective-inductance of:
Leff 6.28= 26 mH (6.6)6.28 x 106 x 6.1pA
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The total inductance used in the circuit is 50pH, so this circuit is operating at an
inductor-enhancement, or gain, of
gain = L-l! L 520 (6.7)
Signal Handling Capability:
As the magnitude of vr is increased, more current flows through Ld and therefore through
Qd.' When the peaks of this current become equal the bias current of Qd, Qd will
momentarily saturate and the circuit will lose regulation of i,. This will result in
excessive noise being conducted back to the external source V.zt. To prevent this, the
magnitude of vr must be kept sufficiently small.
Vr
500 mV/div
V,
2 mV/div
Figure 6.7: Operation with 'Normal' v,
For a given converter, switching frequency, and filter capacitor Cf, v, will be es-
sentially triangular, with amplitude inversely proportional to the size of Cf. Circuit
operation with an imposed 1 MHz 'triangular' v, is shown in Fig. 6.7. The amplitude
of v, was adjusted to be somewhat below that which caused the amplifier to become
non-linear. This 2 V p-p is considered a practical value for v, and leaves some overhead
for momentary converter overloads or transients.
Compared to vr, v, is negligible and we can easily calculate the magnitude of the
quadratic current through Ld. Using:
K t2 T
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where
K = 1/250 x 10- V/sec
Ld = 25; H
T = 250x 10-9sec
yields
liLl = 5mA (6.9)
which is roughly half of the bias current in Qd.
Note also from Fig. 6.7 that the smaller waveform is similar to that in Fig. 6.6. This
indicates that i is on the order of the 6.1 pA that SPICE had predicted for the earlier
sinusoidal case and is well below the 25/pA specification in MIL-STD-461B. Thus, at
1 MHz, this circuit is limited by it output stage bias-current and not by the MILSTD
noise specification.
Assuming that the converter is operating it its full output-current of 7 A, and 50%
duty cycle as shown, Cf will be charging and discharging at 3.5 A. To stay within the
2V p-p value for vr:
C A T2 Iha 0.5 = ec 3.5A Pe 0.88/F (6.10)
Vrp-p 2 V
At 1 MHz the required value for Cf could be reduced, of course, by either biasing
this circuit more heavily, or moving to a push-pull output stage in the amplifier. Staying
at the same gain of 520, C1 could be reduced by roughly a factor of four in this manner
before the MIL-STD would become the limitation at 1 MHz.
Cf could also be reduced by moving to yet higher converter switching frequencies.
The required value for Cf goes down linearly with frequency, and with this circuit the
MIL-STD would be met for all switching frequencies within reason.
Impedance Seen by the Converter
It is very important to realize that, looking back ito this active circuit from Cf, the
impedance seen is not that of the 26mH Lff der ved above. Because v, is very small,
the impedance seen by the converter is essentially only that of Ld. The converter,
therefore, sees its source as coming through a 2nd-order LC filter composed only of Cf
and Ld. The converter's control circuit must, therefore, be designed with the realization
that the self-resonant frequency of this filter is 35 times higher than that which would
be obtained by using a true 26 mH inductor in the input filter. In reality this is no
problem, for with the above component values the self-resonance is at about 34KHz.
For 1 MHz power circuits not subject to extremely stringent noise requirements, this
would be considered a 'rather normal' self-resonant frequency for the circuit's input
filter.
Comparison to a Fourth-Order Passive Filter
This active circuit utilizes 50pH of high-current inductance and roughly 1 ;F of high-
voltage capacitance to exceed MIL-STD-461B by roughly a factor of four at 1 MHz. If
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the same total inductance and capacitance were used in a fourth-order passive ripple
filter, the ripple attenuation would be 240 x 103 or sufficient to beat the MILSTD by
a factor of 2. Thus, it seems at first, that all the active circuity herein is for nought.
The fourth-order filter, though, has associated fourth-order dynamics. When used
with such a filter on both its input and output, the resulting eighth-order filter dynamics
would make compensation of the converter's control circuit very difficult indeed. This
active filter, however, looks like a 2nd-order system. When used on both the input and
output of a converter, the resulting fourth-order filter dynamics will be much easier to
work with than the eighth-order dynamics of the passive filter.
Transient Response
As the load or supply to the switching converter changes with time, the converter's
control circuit will modify the duty cycle to compensate. Response of this circuit to
those changes, and response of the controller to the dynamics of this circuit must be
understood in order to obtain a well designed system.
The analysis of transients in this circuit has to be divided into two different sections:
that for large transients, and that for small transients.
Large Transients: In general, when this circuit is subject to a large transient, the
amplifier will either saturate or cut-off. This in no way damages the amplifier, but leaves
the active filter circuit looking like a series combination of the two passive inductors
L, and Ld. Thus the dynamics of the filter response during this transient are different
than those during normal operation.
The saturated or cut-off transient condition will exist until the bias point of the
amplifier settles again. The time required for this depends on the type, direction,
magnitude, and duration of the transient. A general feeling for this time can be obtained
from the low-frequency poles and zeroes of the LT expression.
For example, a voltage pulse across L,, as caused by a load current change, will
knock the bias point of Q.. If the load current tries to increase, v, will go momentarily
negative. This will cause Q, to saturate, and its B-E junction will start discharging Cb,
rather quickly. When the pulse goes away Q. will become cut-off and will remain so
until Cb, is re-charged through 14..
This is a very slow relaxtion, with time-constant r = 1/R,Cbs -= 1 sec. The number
of r this relaxation requires is dependent on how much the base of Q, discharged Cb,
during the negative pulse of v,. If the v, pulse was relatively short, this relaxation
should require well under 1 r, but even this is forever in electrical terms. There are
several ways to speed up this relaxation, the simplest being to modify the values of Rbs
and Cb,. These values determine many of the low-frequency LT characteristics though,
so they should be modified with caution. Another potential method is to re-bias Q, by
tying its base directly to L, and using an emitter degeneration resistor and capacitor
to provide the input offset.
The other direction of load current change is not nearly so harmful. If the load
current tries to decrease suddenly, v, will go positive, and Q., will be immediately cut-
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off. Cb, will then charge very slowly through Rb,. When the transient is over and v,
falls again, Q. will momentarily saturate as its base, rather quickly, removes the small
amount of excess charge on Cb.. In general, this 'polarity' transient will recover much
faster than the previous transient, at least as far as Q, is concerned. These large swings
in Q,'s collector current are wreaking havoc with the bias point of Qd, but because Cbd
and Cb are so much smaller than Cb,, the time constants associated with Qd's bias are
generally much faster than those of Q,'s bias.
In general, the methods introduced above to accelerate the previous relaxation tend
to slow this relaxation. It might be considered 'optimal' if the bias structure of the
circuit were re-worked to make these two relaxations comparable. In this way the total
'drop-out' time might be minimized.
Other types of large transients, changes in Ve.t for example, will have different but
comparable effects on the circuit. Presenting even a qualitative discussion of them would
be rather lengthy, and will be avoided here.
One very important point to be noted, is that during these transients, switching
ripple-current filtration is not being accomplished and switching rnoise s being trans-
mitted back to the source. In some applications, this may be unacceptable and the
amplifier may have to be designed with sufficient 'headroom' to avoid clipping during
any foreseeable transient.
Small Transients: Small transients are defined as those which do not cause the
amplifier to become non-linear. In addition to being small, these transients could also
just be slow enough that the bias point of the amplifier 'tracks' the transient and the
amplifier never clips.
Though these transients may cause changes in the bias point of the amplifier, the
fundamental operation of the circuit will remain the same throughout the transient.
In particular, no huge burst of switching noise will be conducted back to the external
source.
For most applications, it is obviously desirable to design the amplifier so that most
transients are considered small. This requires builing the amplifier with sufficient
headroom. This circuit, Cf, and converter, for example, are designed with a factor of
2 (see above Signal Handling Capability section) allowance in v, for headroom. This
is probably adequate for most applications. If inadequate, however, the headroom can
easily be expanded by increasing either Cf or the bias current in Qd.
6.6 Summary
This chapter has developed an actual, working, active filter circuit for use with a
given switching converter. Compared to a second-order passive filter, this active circuit
achieved an inductor-enhancement, or gain, of about 520. This was sufficient to exceed
the applicable ripple specification, MIL-STD-461B CE03 shown in Fig 1.1, by roughly
a factor of four.
Circuit 'cost' and ripple filtration were comparable to that of a fourth-order passive
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filter, but the resulting filter dynamics were only 2nd-order instead of fourth-order.
This factor alone makes these active filter circuits very valuable, for it greatly simplifies
compensation of the converter's control circuit.
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Chapter 7
Conclusions
This thesis has presented the foundations for the design of active filters for power cir-
cuits. It has developed much of the background theory and relevant criteria, described
and compared different filter topologies, compared the different active devices, and
fin-ally designed and constructed an actual, working, active filter circuit. This work
should enable future researchers or circuit designers to quickly achieve useful, cost and
space-efficient, practical, ripple filters for high frequency power circuits.
Inevitably, power circuits will soon be operating at frequencies well in excess of
1 MHz. Though this work was centered around 1 MHz, many of the circuits and conclu-
sions developed herein are applicable at much higher frequencies. In particular, many
of these circuits are limited, not in the gain they can achieve at MHz, but in their
allowable power dissipation. As these active filters are applied to power circuits working
at yet higher frequencies, the power dissipation will decrease proportionately and the
circuits will be able to fully utilize their potential gain.
7.1 Future Work
Though this thesis has laid the groundwork, there are still several open topics in this
field. The foremost of these is the increase in performance, or decrease in cost, to be
obtained by integrating these filter circuits. In this way, much of the active circuitry
could be made extremely inexpensive, small, and fast.
At the time of this writing, these filter circuits have not been used with an actual
power circuit. Though first-order theory predicts no complications when used with
power circuits, this has yet to be experimentally verified.
The working circuits in this thesis were designed for their simplicity and ease of
construction and analysis. Their intent was only to show feasibility of the concept
and applicability of the theory. They were not designed to be suitable for immediate
industrial application. Before these circuits are ready for industry, several practical
issues have yet to be explored. Among these are: Protection of the active circuitry from
line transients, and allocation of sufficient amplifier overhead to avoid clipping during
reasonable transients.
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Appendix A
SPICE Runs
A.1 First SPICE Run
*******12-DEC-86 ******* SPICE 2G.5 (O1AUG81) *******16:34:47****
SPICE RUN #1
**** INPUT LISTING TEMPERATURE - 27.000 DEG C
** **************$$$$*** *********************** *:
VIN 1 0 AC 1
RDUM 1 0 MEG
GMS 2 0 1 0 0.4
RL 2 0 100
CC 3 2 0.02U
RBD 3 0 48K
RPID 3 4 300
RE 4 0 390
GMD 0 4 3 4 0.4
CE 4 5 .1U
CB 5 8 0.05U
LS 5 0 12.5U
RPIS 6 0 100
EINV 0 7 6 0 1
RSTUP 7 0 MEG
.WIDTH OUT-80
.AC DEC 10 1 lOOMEG
.PRINT AC VM(7) VP(7)
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.END
*******12-DEC-86 ******* SPICE 2G.5 (10AUG81) *******16:34:47*****
SPICE RUN #1
AC ANALYSIS
VM(7)
1.849E-16
4.643E-16
1.166E-15
2.930E-16
7.369E-15
1.848E-14
4.643E-14
1. 166E-13
2 .929E-13
7.357E-13
1.848E-12
4.640E-12
1.165E-lI
2.924E-11
7.338E-11
1.839E-10
4.608E-10
1.1562E-09
2.874E-09
7.141E-09
1.764E-08
4.319E-08
1.045E-07
2.484E-07
6.782E-07
1.313E-06
2.904E-06
6.263E-06
1.322E-05
2.742E-05
6.616E-05
1.140E-04
2.299E-04
4.618E-04
TEMPERATURE 27.000 DEG C
VP('7)
-1.815E-01
-2.285E-01
-2.877E-01
-3.621E-01
-4.559E-01
-5.739E-01
-7.225E-01
-9.096E-01
-1.145E+00
-1.441E+00
-1.814E+00
-2.284E+00
-2.874E+00
-3.617E+00
-4.550E+00
-5.721E+00
-7.189E+00
-9.024E+00
-1.131E+01
-1.413E+01
-1.759E+01
-2.177E+01
-2.672E+01
-3.240E+01
-3.869E+01
-4.5635E+01
-6.205E+01
-5.848E+01
-6.438E+01
-6.064E+01
-7.422E+01
-7.819E+01
-8.165E+01
-8.473E+01
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FREQ
1. OOOE+00
1.259E+00
1.585E+00
1.995E+00
2.512E+00
3.162E+00
3.981E+00
5.012E+00
6.310E+00
7.943E+00
1.OOOE+01
1.259E+01
1.585E+01
1.995E+01
2.512E+01
3.162E+01
3.981E+01
5.012E+01
6.310E+01
7.943E+01
1. OOOE+02
1.259E+02
1.585E+02
1. 99E+02
2.512E+02
3.162E+02
3.981E+02
5.012E+02
6.310E+02
7.943E+02
1. 000E+03
1. 259E+03
1.685E+03
1.995E+03
2.512E+03
3.162E+03
3.981E+03
S.012E+03
6.310E+03
7.943E+03
1. OOOE+04
1.259E+04
1.585E+04
1.995E+04
2.512E+04
3.162E+04
3.981E+04
5.012E+04
6.310E+04
7.943E+04
1. 0OOOE+05
1.259E+05
1.585E+05
1.995E+05
2.512E+05
3.162E+05
3.981E+06
5.012E+05
6.310E+06
7.943E+05
1.000 OE+06
1. 259E+06
1.585E+06
1.995E+06
2.512E+06
3.162E+06
3.981E+06
5.012E+06
6.310E+06
7.943E+06
1.OOOE+07
1. 259E+07
1.6 585E+07
1. 995E+07
2.612E+07
3.162E+07
3.981E+07
5.012E+07
6.310E+07
7.943E+07
9. 248E-04
1.848E-03
3.686E-03
7.332E-03
1.45566E-02
2.878E-02
5.662E-02
1. 106E-O1
2.136E-01
4.071E-01
7.628E-01
1.404E+00
2.546E+00
4.579E+00
8.311E+00
1.566E+01
3.217E+O1
7.357E+01
9.336E+0O
6.638E+01
5. 293E+01
4.654E+01
4.316E+01
4.125E+01
4.012E+01
3.944E+01
3.902E+01
3.876E+01
3.860E+01
3.850E+01
3.843E+01
3.839E+01
3.837E+01
3.835E+01
3.834E+01
3.834E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
-8.756E+01
-9.027E+01
-9.300E+01
-9.588E+01
-9.904E+01
-1.026E+02
-1. 068E+02
-1. 116E+02
-1.173E+02
-1.237E+02
-1.309E+02
-1. 387E+02
-1.470E+02
-1.6655E+02
-1.646E+02
-1.751E+02
1.694E+02
1.353E+02
7.076E+01
3.810E+01
2.511E+01
1.812E+01
1.365E+01
1.051E+01
8.197E+00
6.438E+00
6.078E+00
4.016E+00
3.181E+00
2.522E+00
2.001E+00
1.589E+00
1.261E+OO
1. 002E+00
7.955E-01
6.318E-01
6.019E-01
3.986E-01
3.166E-01
2.515E-01
1. 998E-01
1.687E-01
1.260E-01
1.OOIE-01
7.953E-02
6.317E-02
<'- LF UGC
<-' 1MHz
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3.833E+01 6.018E-02
A.2 Second SPICE Run
*******12-DEC-86 ******* SPICE 2G.6 (O1AUG81) *******16:31:49*****
SPICE RUN #2
S~**** INPUT LISTING TEMPERATURE = 27.000 DEG C
VIN 1 0 AC 1
RDUM 1 0 MEG
GMS 2 0 1 0 0.4
RL 2 0 100
CC 3 2 0.02U
RBD 3 0 48K
RPID 3 4 300
RE 4 0 390
GMD 0 4 3 4 0.4
CE 4 5 O.1U
CB 5 6 OU
LS 5 0 12.5U
RPIS 6 0 100
EINV 0 7 6 0 1
RSTUP 7 0 1MEG
.WIDTH OUT=80
.AC DEC 10 I 1OOMEG
.PRINT AC VM(7) VP(7)
.END
*******12-DEC-86 ******* SPICE 2G.6 (10AUG81) *******16:31:49*****
SPICE RUN #2
,*S** AC ANALYSIS TEMPERATURE 27.000 DEG C
***********************************************************************
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1.000OOE+08
FREQ VM(7)
-6.397E-01
-6.794E-01
-8.5663E-0
-1.077E+00
-1.366E+00
-1.707E+00
-2.148E+00
-2.704E+00
-3.404E+00
-4.284E+00
-6.392E+00
-6.784E+00
-8.533E+00
-1.073E+O0
-1.347E+O1
-1.690E+01
-2.116E+01
-2.641E+01
-3.282E+01
-4.051E+01
-4. 956E+O1
-6.989E+01
-7.132E+01
-8.347E+01
-9.589E+01
-1.081E+02
-1. 196E+02
-1.300E+02
-1.391E+02
-1 .469E+02
-1.534E+02
-1.588E+02
-1.631E+02
-1.667E+02
-1.695E+02
-1.719E+02
-1.738E+02
-1.763E+02
-1.767E+02
-1.778E+02
- 1.789E+02
-1.798E+02
1.792E+02
1.782E+02
<-- LF Angle Crossover
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1. OOE+00
1.269E+00
1.686E+OC
1.996E+00
2.512E+00
3.162E+00
3.981E+00
5.012E+00
6.310E+00
7.943E+00
1. OOOE+01
1. 265E+01
1.585E+01
1.996E+01
2.512E+O1
3.162E+01
3.981E+01
56.012E+O0
6.310E+O0
7.943E+01
1. OOOE+02
1.259E+02
1.6585E+02
1.995E+02
2.512E+02
3.162E+02
3.981E+02
5.012E+02
6.310E+02
7.943E+02
1. OOOE+03
1.269E+03
1.585E+03
1,996E+03
2.512E+03
3.162E+03
3.981E+03
5.012E-33
6.310E+03
7.943E+03
1. OOOE+04
1.259E+04
1.686E+04
1. 99E+04
3. d97.- 14
9. 28ase-14
2.33',E-13
5.859E-13
1.472E-12
3. 696E- 12
9. 283E- 12
2.331E-11
6. 864E- 11
1.470E-10
3.688E-10
9. 260E- 10
2.318E-09
6. 803E-09
1.449E-08
3.608E-08
8.940E-08
2.198E-07
6.344E-07
1.278E-06
2.987E-0
6.775E-06
1.480E-05
3.098E-05
6.190E-05
1.181E-04
2.166E-04
3.792E-04
6.468E-04
1.078E-03
1.767E-03
2.862E-03
4.601E-03
7.359E-03
1.173E-02
1.866E-02
2.966E-02
4.710E-02
7.476E-02
1. 187E-01
1.885E-01
2. 996E-01
4.769E-01
7. 10E-01
VP (7)
2.512E+04
3.162E+04
3.981E+04
5.012E+04
6.310E+04
7.943E+04
1. OOOE+05
1.259E+05
1.585E+05
1.995E+05
2.61 E+05
3.162E+.s
3.981E+05
5.012E+05
6.310E+05
7.943E+05
1. OOOE+06
1.259E+06
1.585E+06
1.995E+06
2.512E+06
3.162E+06
3.981E+06
5.012E+06
6.310E+06
7.943E+06
1. OOOE+07
1.259E+07
1. 585E+07
1.995E+07
2.512E+07
3.162E+07
3.981E+07
5.012E+07
6.310E+07
7.943E+07
1. OOOE+08
1.219E+00
1.966E+00
3.203E+00
6.312E+00
9.076E+00
1.634E+01
3.236E+01
7.193E+01
9. 26E+01
6.803E+01
6.377E+01
4.699E+01
4.342E+01
4.141E+01
4.022E+01
3.960E+01
3.906E+01
3.879E+01
3.861E+01
3.851E+01
3.844E+01
3. 840E+01
3.837E+01
3.836E+01
3.834E+01
3.834E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
1.770E+02
1.756E+02
1.739E+02
1.716E+02
1.682E+02
1.627E+02
1.518E+02
1.229E+02
6.242E+01
3.027E+01
1.848E+01
1. 273E+01
9. 311E+00
7.042E+00
5.429E+00
4.234E+00
3.325E+00
2.622E+00
2.073E+00
1.642E+00
1.302E+00
1.033E+00
8.201E-Ol
6.511E-01
5.171E-01
4.106E-01
3.261E-01
2.590E-01
2.058E-01
1.634E-01
1.298E-01
1.031E-01
8.191E-02
6.506E-02
6.168E-02
4.105E-02
3.261E-02
<i- LF UGC
<== 1 MHz
A.3 Third SPICE Run
*******12-DEC-86 ******* SPICE 2G.6 (10AUG81) *******16:23:42*****
SPICE RUN #3
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TEMPERATURE - 27.000 DEG C
VIN 1 0 AC 1
RDUM 1 O MEG
GMS 2 0 1 0 0.4
RL 2 0 100
CC 3 2 0.02U
RBD 3 0 48K
RPID 3 4 300
RE 4 0 390
GMD 0 4 3 4 0.4
CE 4 5 O.1U
CB 5 6 10OU
LS 5 8 12.5U
RS 8 0 0.05
RPIS 6 0 100
EINV 0 7 6 0 1
RSTUP 7 0 MEG
.WIDTH OUT-80
.AC DEC 10 1 1OOMEG
.PRINT AC VM(7) VP(7)
.END
SPICE RUN #3
AC ANALYSIS
FREQ
1.OOOE+00
1.259E+00
1.585E+00
1.995E+00
2.512E+00
3.162E+00
3. 981E+00
VM(7)
2.354E-11
4.696E-11l
9.369E-11
1.869E-10
3.730E-10
7.441E-10
1.484E-09
TEMPERATURE 27.000 DEG C
VP(7)
-9.045E+01
-9.057E+01
-9.071E+01
-9.090E+01
-9.113E+01
-9.142E+01
-9.179E+01
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INPUT LTING
-9.226E+01
-9.284E+01
-9.357E+01
-9.449E+01
-9.56E+01
-9.711E+01
-9.893E+01
-1.012E+02
-1.041E+02
-1.076E+02
-1. 119E+02
-1.172E+02
-1.234E+02
-1.306E+02
-1.387E+02
-1.474E+02
-1. 561E+02
-1.644E+02
-1.717E+02
-1.776E+02
1.782E+02
1.756E+02
1.744E+02
1.741E+02
1.744E+02
1. 750E+02
1.766E+02
1. 762E+02
1.768E+02
1. 771E+02
1.774E+02
1.776E+02
1.776E+02
1.775E+02
1. 773E+02
1.769E+02
1.763E+02
1.755E+02
1.744E+02
1.729E+02
1.707E+02
1.676E+02
1.621E+02
1.612E+02
1.224E+02
6.261E+01
<== LF Angle Crossover
<-- LF UGC
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S.012E+00
6.310E+00
7.943E+00
1. OOOE+01
1.269E+01
1.685E+01
1.996E+01
2.612E+01
3.162E+O1
3.981E+01
6.012E+01
6.310E+O1
7.943E+01
1. OOOE+02
1.269E+02
1.585E+02
1.995E+02
2.612E+02
3.162E+02
3.981E+02
6.012E+02
6.310E+02
7.943E+02
1. OOE+03
1. 259E+03
1.585E+G3
1.995E+03
2.612E+03
3.162E+03
3.981E+03
S.012E+03
B6.310E+03
7.943E+03
1. OOOE+04
1.269E+04
1. 585E+04
1.995E+04
2.612E+04
3.162E+04
3.981E+04
5.012E+04
6.310E+04
7.943E+04
1. OOOE+05
1. 269E+06
1.685E+05
2.961E-09
6. 906E-09
1.178E-08
2.348E-08
4.679E-08
9. 316E-08
1.852E-07
3.676E-07
7.273E-07
1.432E-06
2.800E-06
5.418E-06
1.032E-05
1.925E-05
3.492E-05
6.126E-05
1.036E-04
1.686E-04
2.653E-04
4.065E-04
6. 127E-04
9.183E-04
1.381E-03
2.093E-03
3.205E-03
4.956E-03
7.720E-03
1.210E-02
1.903E-02
3.002E-02
4.745E-02
7. 510E-02
1. 90E-01
1.888E-01
2.998E-01
4.770E-01
7.610E-01
1. 219E+00
1. 965E+00
3.201E+00
5.308E+00
9. 065E+00
1.631E+01
3.225E+01
7.132E+01
9.446E+01
1.995E+05
2.512E+05
3.162E+05
3.981E+05
5.012E+05
6.310E+05
7.943E+05
1.OOOE+06
1.269E+06
1.586E+06
1.995E+06
2.612E+06
3.162E+06
3.981E+06
6.012E+06
6.310E+06
7.943E+06
1.000OOE+07
1.259E+07
1.585E+07
1.995E+07
2. 512E+07
3.162E+07
3.981E+07
5.012E+07
6.310E+07
7.943E+07
1.OOOE+08
6.786E+01
5.372E+01
4.697E+01
4.341E+01
4.140E+1O
4.022E+01
3.960E+01
3.906E+01
3.879E+01
3.861E+01
3.861E+01
3.844E+01
3.840E+01
3.837E+01
3.835E+01
3.834E+01
3.834E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.833E+01
3.038E+01
1.863E+01
1.276E+01
9.322E+00
7.048E+00
5.432E+00
4.235E+00
3.325E+00
2.622E+00
2.073E+00
1. 642E+00
1.302E+00
1.033E+00
8.201E-0O
6.51lE-Ol
5.171E-01
4. 10E-Ol
3.261E-01
2.590E-01
2.058E-01
1.634E-01
1.298E-01
1.031E-01
8.191E-02
6.506E-02
5.168E-02
4.105E-02
3.261E-02
<- 1 MHz
A.4 Fourth SPICE Run
*******14-DEC-86 ******* SPICE 2G.6 (10AUG81) *******10:40:02*****
INDUCTOR-ENHANCING ACTIVE FILTER CIRCUIT. RUN 4
INPUT LISTING TEMPERATURE - 27.000 DEG C
.MODEL MODN2 NPN BF-125 CJE-2P VJE-0.75 MJE-0.33 TF-0.25N CJC2P
+ VJC-0.5 MJC-0.5 RE-2 RB-25
.MODEL MODN NPN BF-50 CJE-2P VJE-0.75 MJE-0.33 TF-O.O9N CJC-2P
+ VJC-0.5 MJC-0.6 RE-2 RB-16
94
BIAS SUPPLY FOR CIRCUIT
VCC 1 0 16V
VEXT 4 8 0
VR 8 10 AC 1
RBS 1 2 70K
RBD 1 6 130K
RL 1 3 470
RE 6 0 390
* VARIOUS CAPACITORS
CBD 3 5 0.02U
CBS 2 4 1OU
CB 6 8 O.1U
CCOMP 3 1 600P
* INDUCTORS AND THEIR PARASITIC RESISTANCES
LS 4 7 25U
RLS 7 0 0.1
LD 0 9 26U
RLD 9 10 0.1
* THE TRANSISTORS
Q2 I 5 6 MODN2
Q1 3 2 0 MODN
* COMMANDS FOR SPICE
.WIDTH OUT-80
.OPTION LIMPTS-1001
.AC DEC 5 1K lOOMEG
.PRINT AC IM(VR) IM(VEXT) VM(4)
.END
*******14-DEC-86 ******* SPICE 2G.5 (10AUG81) *******10:40:02*****
INDUCTOR-ENHANCING ACTIVE FILTER CIRCUIT. RUN 4
rS**** OPERATING POINT INFORMATION TEMPERATURE - 27.000 DEG C
**** OPERATING POINT INFORMATION TEMPERATURE - 27.000 DEG C
BIPOLAR JUNCTION TRANSISTORS
Q2 Q1
MODEL MODN2 MODN
IB 7.90E-06 2.02E-04
IC 9.87E-03 1.OlE-02
95 -
*
VBE
VBC
VCE
BETADC
GM
RPI
RX
RO
CPI
CMU
CBX
CCS
BETAAC
FT
0.856
-10.265
11.120
125.000
3.82E-01
3.28E+02
2.60E+01
1.OOE+12
9.89E-11
4.31E-13
0.OOE+00
0.OOE+00
125.000
6. 1E+08
0.868
-9.395
10.252
60.000
3.91E-01
1. 28E+02
1.50E+01
1.OOE+12
3.87E-11
4.60E-13
O.00E+00
0.00E+00
50.000
1.69E+09
*******14-DEC-86 ******* SPICE 2G.6 (10AUG81) *******10:40:02*****
INDUCTOR-ENHANCING ACTIVE FILTER CIRCUIT. RUN 4
AC ANALYSIS TEMPERATURE 27.000 DEG C
IM(VEXT) VM(4)
6.024E-01
5.059E-Ol
5.147E-01
6.384E-01
6.085E-01
9.007E-Ol
2.678E+00
2.727E-01
8.350E-02
3.143E-02
1.312E-02
6.062E-03
3.149E-03
1.829E-03
1.171E-03
8.287E-04
6.666E-04
5.745E-04
5.390E-04
5.239E-04
5.167E-04
<=S MHz
FREQ
1. O00E+03
1.586E+03
2.512E+03
3.981E+03
6.310E+03
1.OOOE+04
1.586E+04
2.512E+04
3.981E+04
6. 310E+04
1.OOOE+05
1. 85E+06
2.612E+05
3.981E+06
6. 310E+06
1.00E+06
1.585E+06
2.512E+06'
3.981E+06
6.310E+06
1.OOOE+07
IM(VR)
2.672E+00
1.842E+00
1.192E+00
7.290E-01
3.936E-01
8.234E-02
1.361E+00
3.204E-01
1.727E-01
1.038E-01
6.434E-02
4.032E-02
2.538E-02
1.599E-02
1.OOE-02
6.364E-03
4. 01E-03
2.633E-03
1.5698E-03
1.008E-03
6.363E-04
2.699E+00
1.886E+00
1.265E+00
8. SOE-01
6.111E-01
5.725E-01
1.075E+00
6.912E-02
1.336E-02
3.174E-03
8.366E-04
2.446E-04
8.067E-05
3.005E-05
1.263E-05
6.180E-06
3.698E-06
2.733E-06
2.361E-06
2.233E-06
2.229E-06
96
1.585E+07
2.512E+07
3.981E+07
6.310E+07
1.OOOE+08
4.015E-04
2.533E-04
1.598E-04
1.009E-04
6.364E-05
2.337E-06
2.619E-06
3.186E-06
4.150E-06
6.6596E-06
6.113E-04
5.031E-04
4.873E-04
4.597E-04
4.228E-04
A.5 Full SPICE Run
*******14-DEC-86 ******* SPICE 2G.6 (10AUG81) *******07:32:05*****
INDUCTOR-ENHANCING ACTIVE FILTER CIRCUIT. THE REAL THING.
INPUT LISTING TEMPERATURE 27.000 DEG C
.MODEL MODP PNP BF-280 CJE=2P VJE=0.75 MJE-0.33 TF=0.25N CJC=2P
+ VJC=0.5 MJC=O.5 RE-2 RB=10
.MODEL MODN NPN BF-53 CJE=2P VJE-0.75 MJE=0.33 TF=O.O9N CJC=2P
+ VJC-0.5 MJC=0.5 RE=2 RB-10
* . BIAS SI
VCC 1 0 15V
VEXT 4 8 0
VR 8 10 AC 1
RBS 1 2 68K
RBD 6 0 270K
RL 1 3 470
RE 7 1 390
RC 3 5 27
* VARIOUS CAPACITORS
CBD 5 6 0.02U
CBS 2 4 10U
CB 7 8 O.1U
CC1 3 0 430P
CC2 5 0 310F
CPROB O0 4 30P
* INDUCTORS AND THEII
LS 4 11 25U
RLS 11 0 0.05
LD 0 9 26U
RLD 9 10 0.05
* THE TRANSISTORS
JPPLY FOR CIRCUIT
R PARASITIC RESISTANCES
97
Q2 0 6 7 MODP
Q1 3 2 0 MODN
* CMMANDS FOR SPICE
.WIDTH OUT=80
.OPTION LIMPTS=1001
.AC DEC 5 1K OOMEG
.PRINT AC IM(VR) IM(VEXT) M(4)
· END
OPERATING POINT INFORMATION TEMPERATURE = 27.000 DEG C
BIPOLAR JUNCTION TRANSISTORS
Q2 Q1
MODP
-3.73E-05
-1.04E-02
-0.856
10.060
-10.917
280.000
4.03E-01
6.94E+02
1.OOE+01
1.00OOE+12
1.04E-10
4.35E-13
0.OOE+00
0.OOE+00
280.000
6.13E+08
MODN
2.08E-04
1.10OE-02
0.861
-8.960
9.820
53.000
4.26E-01
1.24E+02
1.OOE+01
1.OOE+12
4.19E-11
4.60E-13
0.OOE+00
O.OOE+00
53.000
1.60E+09
AC ANALYSIS TEMPERATURE = 27.000 DEG C
IM(VEXT) VM(4)
3.049E+00
1.994E+00
1.298E+00
8.649E-01
6.271E-01
5.025E-01
5.063E-01
5.161E-01
5.425E-01
6.222E-01
98
MODEL
IB
IC
VBE
VBC
VCE
BETADC
GM
RPI
RX
RO
CPI
CMU
CBX
CCS
BETAAC
FT
FREQ
1.OOOE+03
1.585E+03
2.512E+03
3.981E+03
6.310E+03
IM(VR)
3.018E+00
1.944E+00
1.217E+00
7.293E-01
3.809E-01
1.OOOE+04
1.585E+04
2.512E+04
3.981E+04
6.310E+04
1 .OOOE+05
1.585E+05
2.512E+05
3.981E+05
6.310E'05
1.OOOE+06
1.585E+06
2.512E+06
3.981E+06
6.310E+06
1.0OOOE+07
1.585E+07
2.512E+07
3.981E+07
6.310E+07
1.000E+08
5.166E-02
1. 113E+00
3. 119E-01
1.713E-01
1.035E-01
6.427E-02
4.030E-02
2.537E-02
1.599E-02
1.009E-02
6.363E-03
4.014E-03
2.533E-03
1.598E-03
1. 008E-03
6.362E-04
4.013E-04
2.531E-04
1.597E-04
1. 009E-04
6.366E-05
6.253E-01
7.475E-01
5.983E-02
1.187E-02
2.817E-03
7.295E-04
2.069E-04
6. 649E-05
2.499E-05
1.120E-05
6.083E-06
4.023E-06
3.188E-06
2.930E-06
3. 060E-06
3.696E-06
5.447E-06
1.046E-05
1.969E-05
1.584E-05
1.299E-05
9.826E-01
1.861E+00
2.360E-O1
7.422E-02
2.790E-02
1.144E-02
5.133E-03
2.601E-03
1.528E-03
1.047E-03
8.287E-04
7.336E-04
6.957E-04
6.859E-04
6.963E-04
7.374E-04
8.519E-04
1.164E-03
1.469E-03
7.676E-04
4.039E-04
<== 1 MHz
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